KK74LV245DW中文资料
- 格式:pdf
- 大小:214.81 KB
- 文档页数:6
TECHNICAL DATAKK 74LV245OCTAL BUS TRANSCEIVER; 3-StateThe KK 74LV245 is a low-voltage Si-gate CMOS device and is pin and function compatible with KK 74HCT245.The KK 74LV245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The KK 74LV245 features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control. OE controls the outputs so that the buses are effectively isolated.• Output voltage levels are compatible with input levels of CMOS, NMOS and TTL IC S• Supply voltage range: 1.2 to 3.6 V• Low input current: 1.0 µА; 0.1 µА at Т = 25 °С • Output Current: 8 mA at V CC = 3.0 V• High Noise Immunity Characteristic of CMOS DevicesLOGIC DIAGRAMPIN 20=V CC PIN 10 = GNDFUNCTION TABLE==L = low level X = don’t careZ = high impedancePIN ASSIGNMENTV CC GNDDIR OE A0A1A2A3A4A5A6A7B0B1B2B3B4B5B6B7A0B0A4A DA TA PORTB DATA PORTB4A2B2A6B6A1B1A5B5A3B3A7OEB7DIRMAXIMUM RATINGS*Symbol Parameter ValueUnit V CC DC supply voltage -0.5 to +5.0 VI IK *1DC Input diode current ±20 mAI OK *2DC Output diode current ±50 mAI O *3DC Output source or sink current ±35 mAI CC DC V CC current ±70 mAI GND DC GND current ±70 mAP D Power dissipation per package: *4Plastic DIP SO 750500mWTstg Storage Temperature -65 to +150 °CT L Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm(SO Package) from Case for 4 Seconds260 °C*Maximum Ratings are those values beyond which damage to the device may occur.Functional operation should be restricted to the Recommended Operating Conditions.*1 V I < -0.5 V or V I > V CC + 0.5 V.*2 V O < -0.5 V or V O > V CC + 0.5 V.*3 -0.5 V < V O < V CC + 0.5 V.*4 Derating - Plastic DIP: - 12 mW/°C from 70° to 125°CSO Package: : - 8 mW/°C from 70° to 125°CRECOMMENDED OPERATING CONDITIONSSymbol Parameter MinMaxUnit V CC DC Supply Voltage 1.2 3.6 VV I Input Voltage 0 V CC VV O Output Voltage 0 V CC VT A Operating Temperature, All Package Types -40 +125 °Ct r, t f Input Rise and Fall Time (Figure 1) V CC =1.2 VV CC =2.0 VV CC =3.0 VV CC =3.6 V 01000700500400nsThis device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V IN and V OUT should be constrained to the range GND≤(V IN or V OUT)≤V CC.Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC). Unused outputs must be left open.DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)TestV CC Guaranteed Limit Symbol Parameter conditions V 25°C-40°C to 85°C125°C Unitmin max min max min maxV IH HIGH level inputvoltage 1.22.03.03.60.91.42.12.5----0.91.42.12.5----0.91.42.12.5----VV IL LOW level inputvoltage 1.22.03.03.6----0.30.60.91.1----0.30.60.91.1----0.30.60.91.1VV OH HIGH level outputvoltage V I = V IH or V ILI O = -50 µА1.22.03.03.61.11.922.923.52----1.01.92.93.5----1.01.92.93.5----VV I = V IH or V ILI O = -8 mА3.0 2.48- 2.34- 2.20 - VV OL LOW level outputvoltage V I = V IH or V ILI O = 50 µА1.22.03.03.6----0.090.090.090.09----0.10.10.10.09----0.10.10.10.09VV I = V IH or V ILI O = 8 mА3.0- 0.33- 0.4 - 0.5 VI I Input current V I = V CC or 0 V * - ±0.1- ±1.0- ±1.0 µАI OZ Three state leakagecurrent 3-state outputsV I (19) = V IHV O =V CC or 0 V1.2*- ±0.5- ±5 - ±10 µАI CC Supply current V I =V CC or 0 VI O = 0 µА* - 8.0- 80 - 160 µА* V CC = 3.3 ± 0.3 VAC ELECTRICAL CHARACTERISTICS (C L =50 pF, t r =t f =6.0 ns, R L = 1 k Ω)Test V CC Guaranteed Limit Symbol Parameter conditions V 25°C -40°C to 85°C125°C Unitmin max minmax min max t PHL, t PLH Propagation delay , An to Bn, Bn to An V I = 0 V or V CC Figure 1 1.22.0* - - - 1002314- - - 125 28 18 - - - 140 34 21 nst PHZ , t PLZ Propagation delay, OE,DIR to An, BnV I = 0 V or V CC Figure 2 1.22.0*- - - 1203020- - - 140 37 24 - - - 160 43 28 nst PZH , t PZL Propagation delay, OE to An, Bn V I = 0 V or V CC Figure 2 1.22.0* - - - 1202817- - - 140 35 21 - - - 160 43 26 nst THL, t TLH Output Transition Time,Any Output V I = 0 V or V CC Figure 1 1.22.0* - - - 601610- - -75 20 13- - -90 24 15nsC I Input capacitanceFor inputs 01,193.0- 7.0- - - - pF C I/ОInput/output capacitance For inputs/outputs 02-09, 11-18 3.0-20- - - - pFC PD Power dissipation capacitance (per one channel)V I = 0 V or V CC- 50- - - - pF* V CC = 3.3 ± 0.3 VV V V V V CCCC OH CCOL GND GND GNDDIR OEA, BA , BA (B)B (A)Figure 1. Switching WaveformsFigure 2. Switching WaveformsR LDEVICE UNDER TESTOUTPUT1 k C L*TEST POINTConnect to V CC when testing t PLZ and t PZL Connect to GND when testing t PHZ and t PZHDEVICE UNDER TESTOUTPUTC L*TEST POINT* Includes all probe and jig capacitance* Includes all probe and jig capacitanceFigure 3. Test CircuitFigure 4. Test CircuitEXPANDED LOGIC DIAGRAMA0A4A2A DATA PORTB DATA PORTA1OE DIRB0B4B2B6B1B5B3B7。