当前位置：文档之家 › DS92LV8028中文资料

DS92LV8028中文资料

  • 格式：pdf
  • 大小：384.49 KB
  • 文档页数：16

DS92LV8028

8Channel10:1Serializer

GeneralDescription

TheDS92LV8028integrateseightserializerdevicesintoa

singlechip.TheDS92LV8028cansimultaneouslyserialize

uptoeight10-bitdatastreams.The10-bitparallelinputsare

LVTTLsignallevels.TheserializedoutputsareLVDSsignals

withextradrivecurrentforpoint-to-pointandlightlyloaded

multidropapplications.Eachserializerblockinthe

DS92LV8028operatesindependentlybyusingstrobesfrom

asinglesharedPLL.

TheDS92LV8028usesasingle+3.3Vpowersupplywitha

typicalpowerdissipationof740mW(3.3V/PRBS/66MHz).

Eachserializerchannelhasauniquepowerdowncontrolto

furtherconservepowerconsumption.

Forhigh-speedLVDSserialdatatransmission,linequalityis

essential,thustheDS92LV8028includesan@SPEEDTEST

function.EachSerializerchannelhastheabilityinternally

generatedaPRBSdatapattern.Thispatternisreceivedby

specificdeserializers(SCAN921224)whichhavethe

complementPRBSverificationcircuit.Thedeserializer

checksthedatapatternforbiterrorsandreportsanyerrors

onthetestverificationpinsonthedeserializer.

Foradditionalinformation-pleaseseetheApplications

Informationsectioninthisdatasheet.Features

nAll8channelssynchronoustooneparallelclockrate,

from25to66MHz

nDuplicatesfunctionofmultipleDS92LV1021and’1023

10-bitSerializerdevices

nSerializesfromonetoeight10-bitparallelinputsinto

datastreamswithembeddedclock

nEight5mAmodifiedBusLVDSoutputsthatarecapable

todrivedoubleterminations

n@SpeedTest-PRBSgenerationtocheckLVDS

transmissionpathtoSCAN921224orSCAN921260

nOnchipfilteringforPLL

n740mWtyppowerdissipation(loaded,PRBS,66MHz,

3.3V)

nHighimpedanceinputsandoutputsonpoweroff

nSinglepowersupplyat+3.3V(+/-10%)

n196-pinLBGApackage

nJTAGpinsreservedfornextversionofdevice

nIndustrialtemperaturerangeoperation:-40to+85˚C

BlockDiagram

20027201August2003DS92LV80288

Channel

10:1

Serializer

©2003NationalSemiconductorCorporationDS200272www.national.com元器件交易网www.cecb2b.comAbsoluteMaximumRatings(Note1)

IfMilitary/Aerospacespecifieddevicesarerequired,

pleasecontacttheNationalSemiconductorSalesOffice/

Distributorsforavailabilityandspecifications.

SupplyVoltage(VCC)−0.3Vto+4V

LVCMOS/LVTTLInput

Voltage−0.3Vto(VCC+0.3V)

BusLVDSDriverOutput

Voltage−0.3Vto+3.9V

BusLVDSOutputShort

CircuitDuration10ms

PackageThermal

Resistance

θJA196LBGA:34˚C/W

θJC196LBGA:8˚C/W

StorageTemperature−65˚Cto+150˚CJunctionTemperature+125˚C

LeadTemperature

(Soldering,10seconds)+225˚C

ESDRating(HBM)±3.0kV

ReliabilityInformation

TransistorCount:37.5k

RecommendedOperating

Conditions

MinTypMaxUnits

SupplyVoltage(VCC)3.03.33.6V

OperatingFreeAir

Temperature(TA)−40+25+85˚C

ClockRate2566MHz

ElectricalCharacteristics

Overrecommendedoperatingsupplyandtemperaturerangesunlessotherwisespecified.(Note2)(Note3)

SymbolParameterConditionsPin/Freq.MinTypMaxUnits

LVCMOS/LVTTLDCSpecifications

VIHHighLevelInputVoltageDINn[0-9],TCLK,

MS_PWDN,PWDNn,

SYNCn,DEN,

BIST_ACT,

BIST_SEL<0:3>

(Note4)2.0VCCV

VILLowLevelInputVoltageGND0.8V

VCLInputClampVoltageICL=−18mA−0.87−1.5V

IINInputCurrentVIN=0Vor3.6V−10+/−1+10µA

BusLVDSDCSpecificationsOverrecommendedoperatingsupplyandtemperatureunlessotherwisespecified.

VODOutputDifferentialVoltage

(DO+)-(DO-)

RL=100Ω,CL=

10pFtoGND

DOn+,DOn-350500550mV

∆VODOutputDifferentialVoltage

Unbalance335mV

VOSOffsetVoltage1.11.21.3V

∆VOSOffsetVoltageUnbalance235mV

IOSOutputShortCircuitCurrentDO=0V,Din=H,

MS_PWDNandDEN

=2.4V−50-90mA

IOZTri-StateOutputCurrentMS_PWDNorDEN=

0.8V,DO=0VOR

VDD-10+/-110µA

IOXPower-OffOutputCurrentVDD=0V,DO=0V

or3.6V-10+/−110µADS92LV8028

www.national.com2元器件交易网www.cecb2b.comElectricalCharacteristics(Continued)

Overrecommendedoperatingsupplyandtemperaturerangesunlessotherwisespecified.(Note2)(Note3)

SymbolParameterConditionsPin/Freq.MinTypMaxUnits

SER/DESSUPPLYCURRENT(applytopinsDVDD,PVDDandAVDD)Overrecommendedoperatingsupplyandtemperature

rangesunlessotherwisespecified.

ICCDSupplyCurrent

(SYNCpattern)VCC=3.6V,

RL=100Ωf=25MHz145mA

f=66MHz175mA

WorstCaseSupplyCurrent

(Checker-boardpattern)VCC=3.6V,

RL=100Ω

Figure1f=25MHz148166mA

f=66MHz263350mA

ICCXD

(Master)SupplyCurrentPoweredDownMS_PWDN=0.1V,

DEN=0V22200µA

ICCXD

(Ind.Ch)WorstCastPowerSavingPer

ChannelDisabledMS_PWDN=3V,

PWDNn=0V66MHz6mA

25MHz3.6mA

SerializerTimingRequirementsforTCLK

Overrecommendedoperatingsupplyandtemperaturerangesunlessotherwisespecified.(Notes2,3)

SymbolParameterConditionsPin/Freq.MinTypMaxUnits

tTCPTransmitClock

Period

Figure3TCLK15.1540ns

tTCIHTransmitClockHigh

Time405060%

tTCILTransmitClockLow

Time405060%

tCLKTTCLKInputTransition

Time36ns

tJITTCLKInputJitter80psrms

SerializerSwitchingCharacteristics

Overrecommendedoperatingsupplyandtemperaturerangesunlessotherwisespecified.(Notes2,3)

SymbolParameterConditionsPin/Freq.MinTypMaxUnits

tLLHTBusLVDS

Low-to-High

TransitionTimeRL=100Ω

CL=10pFtoGND

(Note5)

Figure2DOn+,DOn-198236400ps

tLHLTBusLVDS

合集下载

SG2813中文资料

SG2813中文资料

SG2800 SERIES

4/90 Rev 1.5 11/97LINFINITY Microelectronics Inc.Copyright © 199711861 Western Avenue ∞ Garden Grove, CA 928411(714) 898-8121 ∞ FAX: (714) 893-2570

DESCRIPTION

The SG2800 series integrates eight NPN Darlington pairs with

internal suppression diodes to drive lamps, relays, and solenoids in

many military, aerospace, and industrial applications that require

severe environments. All units feature open collector outputs with

greater than 50V breakdown voltages combined with 500mA

current carrying capabilities. Five different input configurations

provide optimized designs for interfacing with DTL, TTL, PMOS, or

CMOS drive signals. These devices are designed to operate from

-55°C to 125°C ambient temperature in a 18-pin dual in-line

ceramic (J) package and 20-pin leadless chip carrier (LCC).

FEATURES

•

Eight NPN Darlington pairs

GBU802中文资料

GBU802中文资料

DS21227 Rev. D-21of 2

GBU8005-GBU810GBU8005 - GBU8108.0A GLASS PASSIVATED BRIDGE RECTIFIERFeaturesMaximum Ratings and Electrical Characteristics@ TA= 25°C unless otherwise specifiedMechanical DataSingle phase, 60Hz, resistive or inductive load.For capacitive load, derate current by 20%.Notes:1. United mounted on 50 x 50 x 1.6mm copper plate heatsink.2. Non-repetitive, for t > 1.0ms and < 8.3ms.3. Measured at 1.0MHz and applied reverse voltage of 4.0V DC.·Case: Molded Plastic·Terminals: Plated Leads Solderable perMIL-STD-202, Method 208·Polarity: Marked on Body·Mounting: Through Hole for #6 Screw·Mounting Torque: 5.0 Inch-pounds Maximum·Marking: Date Code and Type Number·Weight: 6.6 grams (approx.)CharacteristicSymbolGBU8005GBU801GBU802GBU804GBU806GBU808GBU810UnitPeak Repetitive Reverse VoltageWorking Peak Reverse VoltageDC Blocking VoltageVRRMVRWMVR501002004006008001000VRMS Reverse VoltageVR(RMS)3570140280420560700VAverage Rectified Output Current (Note 1)@ TC= 100°CIO8.0ANon-Repetitive Peak Forward Surge Current 8.3mssingle half sine-wave superimposed on rated load(JEDECMethod)

百灵达dsp-8024简体中文说明书

百灵达dsp-8024简体中文说明书

百灵达dsp-8024简体中文说明书

DSP-8024的前身是 DSP-8000, 它是目前数字均衡器系列里面,功能齐全,

一般在S.R.的现场想要多元化的使用均衡器,动辄就是上佰万,

这下子可免啦,虽然不是第一名,不过功能很强哦!

而且价格最便宜.亦可连接计算机多台操作.绝对满意的音响利器.

现在我们就来剖析这DSP-8024 吧

1 DSP-8024从正面板上可看到左边的4组型态设定键.4个微调键,右边则是

光标键,显示面板是一片240 x 60的背光式屏幕.

2 MIDI 控制指示灯, DSP-8024 可藉由MIDI管道来改变数据.而当此界面功

能有使用连接时,指示灯将会依MIDI的动作来闪烁指示.

3 按下EQ(等化调整)其按键的上方会有一绿色的指示灯.提醒目前的位置.

然后会看到如图2-1的画面.除了31段的图形均衡器,还有4个大标题.简述各

意义功能如下.

METER (表头)键按下后.可取得多样的表头指示.可看到输入输出表头的位能,

FB-D (回授消除功能)每一音轨各有3组多功智能型的回授监测引擎.

DLY OFF DLY ON (音场延迟功能) DSP-8024具有音场输出延迟功能.最大延迟

时间可达5000ms.也可换算ft或是m的制量.

EDIT (编辑)调各项功能的选择按键.

4 RTA(频谱分析模式).当切换到此控制页面时,DSP-8024可智慧的分析音场.

提供最新的频谱参考信息.

5 按下IN/OUT(输入输出)的按键.在按键的上方有一颗LED指示灯,藉由键

的按取.可得,绿色灯:代表声音讯号有经过DSP-8024处理.红色灯:输入的

讯号比,已超出DSP-8024的伺服网络.必需降低讯号源的位能.指示灯不亮

表示:bypass DSP-8024不使用处理器. 6 按下SET UP(设定)的按键.可进入更改基本的默认值,当页面在EQ(等化调

整)或是在RTA(分析模式)时.各有不同的调整参数内容.

ACTS280D中文资料

ACTS280D中文资料

1TMACTS280MSRadiation Hardened 9-Bit Odd/Even Parity Generator CheckerFeatures•Devices QML Qualified in Accordance with MIL-PRF-38535•Detailed Electrical and Screening Requirements are Contained inSMD# 5962-96720 and Intersil’ QM Plan•1.25 Micron Radiation Hardened SOS CMOS•Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)•Single Event Upset (SEU) Immunity:<1 x 10-10 Errors/Bit/Day(Typ)•SEU LET Threshold. . . . . . . . . . . . . . . . . . . . . . .>100 MEV-cm2/mg•Dose Rate Upset . . . . . . . . . . . . . . . . >1011 RAD (Si)/s, 20ns Pulse•Dose Rate Survivability. . . . . . . . . . . >1012 RAD (Si)/s, 20ns Pulse•Latch-Up Free Under Any Conditions•Military Temperature Range . . . . . . . . . . . . . . . . . .-55oC to +125oC•Significant Power Reduction Compared to ALSTTL Logic•DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V•Input Logic Levels-VIL = 0.8V Max-VIH = VCC/2 Min•Input Current ≤ 1µA at VOL, VOH•Fast Propagation Delay. . . . . . . . . . . . . . . . 24ns (Max), 16ns (Typ)DescriptionThe Intersil ACTS280MS is a Radiation Hardened 9-bit odd/even paritygenerator checker device. Both odd and even parity outputs are avail-able for generating or checking parity for words up to 9 bits long. Evenparity is indicated (EVEN output high) when an even number of datainputs are high. Odd parity is indicated (ODD output high) when an oddnumber of data inputs are high. Parity checking for larger words can beaccomplished by tying EVEN output to any input of an additionalACTS280MS.The ACTS280MS utilizes advanced CMOS/SOS technology to achievehigh-speed operation. This device is a member of a radiation hardened,high-speed, CMOS/SOS Logic Family.The ACTS280MS is supplied in a 14 lead Ceramic Flatpack (K suffix) ora Ceramic Dual-In-Line Package (D suffix).January 1996Pinouts14 PIN CERAMIC DUAL-IN-LINEMIL-STD-1835 DESIGNATOR, CDIP2-T14,LEAD FINISH CTOP VIEW