当前位置：文档之家 › M37736M4L中文资料

M37736M4L中文资料

  • 格式：pdf
  • 大小：327.98 KB
  • 文档页数：32
Program Address Register PA(24) Data Address Register DA(24)
A-D Converter(10)
(0V) AVSS
P2(8)
Address Bus
CNVSS
Program Counter PC(16)
(0V) VSS
Program Bank Register PG(8)
P91/CLK2 ↔ 76 P90/CTS2 ↔ 77 P87/TXD1 ↔ 78 P86/RXD1 ↔ 79 P85/CLK1 ↔ 80 P84/CTS1/RTS1 ↔ 81 P83/TXD0 ↔ 82 P82/RXD0/CLKS0 ↔ 83 P81/CLK0 ↔ 84 P80/CTS0/RTS0/CLKS1 ↔ 85 86 VCC 87 AVCC VREF → 88 89 AVSS 90 VSS P77/AN7/XCIN ↔ 91 P76/AN6/XCOUT ↔ 92 P75/AN5/ADTRG ↔ 93 P74/AN4 ↔ 94 P73/AN3 ↔ 95 P72/AN2 ↔ 96 P71/AN1 ↔ 97 P70/AN0 ↔ 98 P67/TB2IN/f SUB ↔ 99 P66/TB1IN ↔ 100
P65/TB0IN ↔ 1 P64/INT2 ↔ 2 P63/INT1 ↔ 3 P62/INT0 ↔ 4 P61/TA4IN ↔ 5 P60/TA4OUT ↔ 6 P57/TA3IN ↔ 7 P56/TA3OUT ↔ 8 P55/TA2IN ↔ 9 P54/TA2OUT ↔ 10 P53/TA1IN ↔ 11 P52/TA1OUT ↔ 12 P51/TA0IN ↔ 13 P50/TA0OUT ↔ 14 P107/KI3 ↔ 15 P106/KI2 ↔ 16 P105/KI1 ↔ 17 P104/KI0 ↔ 18 P103 ↔ 19 P102 ↔ 20 P101 ↔ 21 P100 ↔ 22 P47 ↔ 23 P46 ↔ 24 P45 ↔ 25
Input Buffer Register IB(16)
Timer TA4(16)
Timer TA3(16)
Timer TA2(16)
Timer TA1(16)
Timer TA0(16)
Processor Status Register PS(11) Direct Page Register DPR(16)
APPLICATION FEATURES
qNumber of basic instructions .................................................. 103 qMemory size ROM ................................................. 32 Kbytes RAM ................................................ 2048 bytes qInstruction execution time The fastest instruction at 12 MHz frequency ...................... 333 ns qSingle power supply ...................................................... 2.7–5.5 V Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and others. Control devices for general industrial equipment such as communication equipment, and others.
P
e. n. atio chang cific spe bject to l a fin re su a ot a is n limits his e: T ametric ic t No e par Som
IM REL
IN
Y AR
MITSUBISHI MICROCOMPUTERS
M37736M4LXXXHP
Outline 100P6Q-A

P
. . tion nge ifica to cha t pec al s subjec in f ot a its are is n m This etric li m ice: Not e para m So
IM REL
INA
RY
MITSUBISHI MICROCOMPUTERS
Watchdog Timer
Timer TB2(16)
Timer TB1(16)
Timer TB0(16)
P4(8)
Incrementer/Decrementer(24)
VCC
Data Bank Register DT((8)
Bus method Reset input selection input RESET BSEL
M37736M4LXXXHP BLOCK DIAGRAM
Instruction Register(8)
Instruction Queue Buffer Q0(8) Instruction Queue Buffer Q1(8) Instruction Queue Buffer Q2(8)
P0(8)
P10(8)
P9(8)
AVCC
Incrementer(24)
PIN CONFIGURATION (TOP VIEW)
75 ↔ P92/RXD2 74 → P93/TXD2 73 → P94 72 → P95 71 → P96 70 → P97 69 ↔ P00/A0/CS0 68 ↔ P01/A1/CS1 67 ↔ P02/A2/CS2 66 ↔ P03/A3/CS3 65 ↔ P04/A4/CS4 64 ↔ P05/A5/RSMP 63 ↔ P06/A6/A16 62 ↔ P07/A7/A17 61 ↔ P10/A8/D8 60 ↔ P11/A9/D9 59 ↔ P12/A10/D10 58 ↔ P13/A11/D11 57 ↔ P14/A12/D12 56 ↔ P15/A13/D13 55 ↔ P16/A14/D14 54 ↔ P17/A15/D15 53 ↔ P20/A16/A0/D0 52 ↔ P21/A17/A1/D1 51 ↔ P22/A18/A2/D2
qLow power dissipation (At 3 V supply voltage, 12 MHz frequency) ............................................ 9 mW (Typ.) qInterrupts ............................................................ 19 types, 7 levels qMultiple-function 16-bit timer ................................................. 5 + 3 qSerial I/O (UART or clock synchronous) ..................................... 3 q10-bit A-D converter .............................................. 8-channel inputs q12-bit watchdog timer qProgrammable input/output, output (ports P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10) ............... 84 qClock generating circuit ........................................ 2 circuits built-in qSmall package ..................... 100-pin plastic molded fine-pitch QFP (100P6Q-A;0.5 mm lead pitch)
M37736M4LXXXHP
50 ↔ P23/A19/A3/D3 49 ↔ P24/A20/A4/D4 48 ↔ P25/A21/A5/D5 47 ↔ P26/A22/A6/D6 46 ↔ P27/A23/A7/D7 45 ↔ P30/R/W/WEL 44 ↔ P31/BHE/WEH 43 ↔ P32/ALE 42 ↔ P33/HLDA 41 → EVL0 40 → EVL1 39 VCC 38 VSS 37 → E/RDE 36 → XOUT 35 ← XIN 34 ← RESET 33 ← BSEL 32 ← CNVSS 31 ← BYTE 30 ↔ P40/HOLD 29 ↔ P41/RDY 28 ↔ P42/f1 27 ↔ P43 26 ↔ P44
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
DESCRIPTION
The M37736M4LXXXHP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the ROM, RAM, multiple-function timers, serial I/O, A-D converter, and so on. Its strong points are the low power dissipation, the low supply voltage, and the small package. In the M37736M4LXXXHP, as the multiplex method of the external bus, either of 2 types can be selected.

合集下载

mpu6050中文数据手册 STM32F103CDE_DS_中文数据手册_V5

mpu6050中文数据手册 STM32F103CDE_DS_中文数据手册_V5

mpu6050中文数据手册STM32F103CDE_DS_中文数据手册_V5导读：就爱阅读网友为您分享以下“STM32F103CDE_DS_中文数据手册_V5”的资讯，希望对您有所帮助，感谢您对92to 的支持!STM32F103xC, STM32F103xD, STM32F103xE数据手册55.1电气特性测试条件除非特别说明，所有电压的都以VSS为基准。

5.1.1 最小和最大数值除非特别说明，在生产线上通过对100%的产品在环境温度TA=25°C和TA=TAmax下执行的测试(TAmax与选定的温度范围匹配)，所有最小和最大值将在最坏的环境温度、供电电压和时钟频率条件下得到保证。

在每个表格下方的注解中说明为通过综合评估、设计模拟和/或工艺特性得到的数据，不会在生产线上进行测试；在综合评估的基础上，最小和最大数值是通过样本测试后，取其平均值再加减三倍的标准分布(平均±3∑)得到。

5.1.2 典型数值除非特别说明，典型数据是基于TA=25°C和VDD=3.3V(2V ≤ VDD ≤ 3.3V电压范围)。

这些数据仅用于设计指导而未经测试。

典型的ADC精度数值是通过对一个标准的批次采样，在所有温度范围下测试得到，95%产品的误差小于等于给出的数值(平均±2∑)。

5.1.3 典型曲线除非特别说明，典型曲线仅用于设计指导而未经测试。

5.1.4 负载电容测量引脚参数时的负载条件示于图10中。

图10引脚的负载条件5.1.5 引脚输入电压引脚上输入电压的测量方式示于图11中。

图11引脚输入电压参照2009年3月STM32F103xCDE数据手册英文第5版（本译文仅供参考，如有翻译错误，请以英文原稿为准）29/87STM32F103xC, STM32F103xD, STM32F103xE数据手册5.1.6 供电方案图12供电方案注：上图中的4.7μF电容必须连接到VDD3。

SKY77344中文资料

SKY77344中文资料

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@ • 200890B • Skyworks Proprietary and Confidential Information • Products and Product Information are Subject to Change Without Notice. • March 17, 2009 1PRODUCT SUMMARYSKY77344 PA Module for Quad-Band GSM / EDGEApplications• Quad-band cellularhandsets:GMSK Modulation- Class 4 GSM850/900- Class 1 DCS1800/PCS1900- Class 12 GPRS multi-slotoperationEDGE modulation- Class E2 GSM850/900- Class E2 DCS1800/PCS1900 Features • High efficiency: - GSM850 51% @ 34.5 dBm - GSM900 50% @ 34.5 dBm - DCS1800 50% @ 32.5 dBm- PCS1900 48% @32.5 dBm• Input/Output matching50 Ω internal (with DCblocking)• Integrated Couplers andDetector• Detector Output Linear dB/V• 20-pad MCM• Small outline: 5 x 5 mm•Low profile: < 1 mmDescription The SKY77344 Power Amplifier Module (PAM) is designed in a compact form factor for quad-band cellular handsets comprising GSM850/900, DCS1800, PCS1900, supporting GMSK and linear EDGE modulation. Class 12 General Packet Radio Service (GPRS) multi-slot operation is also supported. The module consists of a GSM850/900 PA block and a DCS1800/PCS1900 PA block, impedance-matching circuitry for 50 Ω input and output impedances, and a Multi-function Power Amplifier Control (MFC) block. A custom BICMOS integrated circuit provides the internal MFC function and interface circuitry. Two separate Heterojunction Bipolar Transistor (HBT) PA blocks are fabricated onto a single InGaP die; one supports the GSM850/900 bands, the other supports the DCS1800 and PCS1900 bands. Both PA blocks share common power supply pads to distribute current. The InGaP die, the silicon die, and the passive components are mounted on a multi-layer laminate substrate. The assembly is encapsulated with plastic overmold.RF input and output ports are internally matched to 50 Ω to reduce the number of externalcomponents. Extremely low leakage current (2.5 μA, typical) maximizes handset standby time. Bandselect (BS) circuitry selects GSM transmit frequency band (logic 0) and DCS/PCS transmit frequencyband (logic 1). MODE circuitry selects GMSK modulation (logic 0) or EDGE modulation (logic 1). VRAMPcontrols the output power for GMSK modulation and provides bias optimization for EDGE modulationdepending on the state of MODE control.The integrated multi-function control (MFC) provides closed loop power control in GMSK mode,reducing sensitivity to antenna load, input drive, temperature, power supply, and process variation. InEDGE mode, the MFC configures the PA for fixed gain, and provides the ability to optimize the PA biasoperation at different power levels.Figure 1. SKY77344 Functional Block DiagramOrdering InformationModel Number ManufacturingProduct Revision Package Operating TemperaturePart NumberSKY77344 SKY77344 5 x 5 x 0.95 mm –25 °C to +85 °C© 2008, 2009 Skyworks Solutions, Inc. All Rights Reserved.Information in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products. These materials are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials. Skyworks may make changes to its documentation, products, specifications and product descriptions at any time, without notice. Skyworks makes no commitment to update the information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from future changes to its documentation, products, specifications and product descriptions.No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by or under this document. Except as may be provided in Skyworks Terms and Conditions of Sale for such products, Skyworks assumes no liability whatsoever in association with its documentation, products, specifications and product descriptions.THESE MATERIALS ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED OR OTHERWISE, RELATING TO SALE AND/OR USE OF SKYWORKS PRODUCTS INCLUDING WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. SKYWORKS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THESE MATERIALS WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.The following are trademarks of Skyworks Solutions, Inc.: Skyworks®, the Skyworks logo, and Breakthrough Simplicity®. Product names or services listed in this publication are for identification purposes only, and may be trademarks of Skyworks or other third parties. Third-party brands and names are the property of their respective owners. Additional information, posted at, is incorporated by reference.。

M374S6453CTS-L7C资料

M374S6453CTS-L7C资料


Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single 3.3V ± 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length (1, 2, 4, 8 & Full page) Data scramble (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock • Serial presence detect with EEPROM • PCB : Height (1,375mil), double sided component
GENERAL DESCRIPTION
The Samsung M374S6453CTS is a 64M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M374S6453CTS consists of eighteen CMOS 32M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The M374S6453CTS is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.
MEMORY存储芯片LPC4357FET256中文规格书

MEMORY存储芯片LPC4357FET256中文规格书

[10] 5 V tolerant pad with 5 ns glitch filter providing digital I/O functions with TTL levels and hysteresis. [11] Open-drain 5 V tolerant digital I/O pad, compatible with I2C-bus 1 MHz specification. It requires an external pull-up to provide output
7.4 On-chip flash program memory
The LPC408x/7x contain up to 512 kB of on-chip flash program memory. A new two-port flash accelerator maximizes performance for use with the two fast AHB-Lite buses.
LPC408X_7X
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 11 January 2017
© NXP Semiconductors N.V. 2017. All rights reserved.
The LPC408x/7x use a multi-layer AHB matrix to connect the ARM Cortex-M4 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.