全数字锁相环毕业设计
终稿
Document serial number【UU89WT-UU98YT-UU8CB-UUUT-UUT108】
安徽大学
本科毕业论文（设计、创
作）
题目：全数字锁相环的研究与设计
学生姓名：郑义强学号：P
院（系）：电子信息工程学院专业：微电子
入学时间：2011 年9 月
导师姓名：吴秀龙职称/学位：教授/博士
导师所在单位：安徽大学电子信息工程学院
完成时间：2015 年 5 月
全数字锁相环的研究与设计
摘要
锁相环路的设计和应用是当今反馈控制技术领域关注的热点，它的结构五花八门，但捕获时间短，抗干扰能力强一直是衡量锁相环性能好坏的一个标准。本文是在阅读了大量国内外关于全数字锁相环的技术文献的基础上，总结了锁相环的发展现状与技术水平，深入分析了全数字锁相环的基本结构与基本原理，利用VHDL语言，采用自上而下的设计方法，设计了一款全数字锁相环.本文主要描述了一种设计一阶全数字锁相环的方法，首先分析了课题研究的意义、锁相环的发展历程研究现状，然后描述了全数字锁相环的各个组成部件，并且详细分析了锁相环鉴相器、变模可逆计数器、加减脉冲电路、除H计数器和除N计数器各个模块的工作原理。接着我们使用了VHDL语句来完成了鉴相器、数字滤波器和数字振荡器的设计，并且分别使用仿真工具MAX＋plus II逐个验证各个模块的功能。最后，将各个模块整合起来，建立了一个一阶全数字锁相环的电路，利用仿真工具MAX＋plus II 验证了它的功能的能否实现，仿真结果与理论分析基本符合。
关键词：全数字锁相环；数字滤波器；数字振荡器；锁定时间
Design and research of ALL Digital Phase-Locked
Loop
Abstract
The design and application of phase-locked loop is the
focus of attention in the field of feedback control technology today, phase- locked loop has played a very important and
unique role in variety of applications. such as the radar, measurement,communications, etc. All-digital phase-locked
loop has its unique advantages. Its structure is varied, but short capture time, small synchronization error, excellent
anti-interference ability is the standard measure of
performance of a phase-locked loop. On the basis of reading a lot of DPLL technology literature of domestic and abroad, this article summed up the present situation and the development
level of phase-locked loop technology, analysis the basic structure and principle of all-digital phase-locked loop in-depth, designed a quick all-digital phase-locked loop by using VHDL language and top-down design approach. In this brief, we presented a way of designing a first-order ALL Digital Phase-Locked Loop (ADPLL) first analyzes the significance of research, the development course of phase-locked loop current research status, and then describes the component parts of all digital phase-locked loop, and detailed analysis of the phase lock loop phase discriminator, reversible counter change mould, add and subtract pulse circuit, in addition to H counter and divide N working principle of each module. Then we use the VHDL statements to complete the phase discriminator, digital filter and the design of the digital oscillator, and using the simulation tool of MAX + plus II one by one to verify the function of each module. Finally, the various modules together, established a first-order digital phase-locked loop circuit, using the simulation tool of MAX + plus II verify the
realization of its function, the simulation results and
principle
Keywords: All Digital Phase-Locked Loop; Digital filter;
Digital oscillator, Locking time
