Design Considerations and Performance Evaluations of Synchronous Rectification in Flyback Converters Michael T.Zhang,Member,IEEE,Milan M.Jovanovi´c,Senior Member,IEEE,and Fred C.Y.Lee,Fellow,IEEEAbstract—Design tradeoffs and performance comparisons of various implementations of theflyback converter with a synchronous rectifier(SR)are presented.Specifically,the merits and limitations of the constant-frequency(CF)continuous-conduction mode(CCM),CF discontinuous-conduction mode (DCM),variable-frequency(VF)DCM,and zero-voltage-switched(ZVS)DCMflyback converters with SR’s are discussed.The theoretical efficiency improvements of the discussed synchronous rectification approaches relative to Schottky diode implementations are derived.Finally,theoretical results are verified on an experimental universal-input off-line 15-V/36-Wflyback prototype.Index Terms—Efficiency,flyback converter,synchronous rec-tification.I.I NTRODUCTIONG ENERALLY,in low-output-voltage power supplies,theconduction loss of the diode rectifier(DR)due to its forward voltage drop is the dominant loss component.In power supplies with the output voltage not too many times higher than the rectifier forward voltage drop,the DR loss accounts for more than50%of the total power loss.The rectification loss can be reduced by replacing the DR with a synchronous rectifier(SR),i.e.,with a low-on-resistance MOSFET[1],[2]. Synchronous rectification is most often applied to the buck and buck-derived isolated topologies,which are suitable for step-down low-output-voltage applications[2].Generally,in the isolated buck-derived topologies,such as the forward,bridge-type,and push–pull converters,synchronous rectification can be implemented by a direct replacement of the DR’s with low-voltage MOSFET’s[3],[4].Namely,in these self-driven SR implementations,the secondary voltage of the transformer is used to directly drive the SR’s,thus reducing the circuit complexity and cost without sacrificing the efficiency.A number of applications of the SR in theflyback converter have also been reported[5]–[7].However,in all of these applications,the main purpose of the SR was to provide the postregulation of the output voltage and not to maximize the conversion efficiency.Specifically,in[5]–[7],the SR is used Manuscript received January7,1997;revised July28,1997.This work was supported by Delta Electronics,Inc.,Taiwan.Recommended by Associate Editor,R.Steigerwald.M.T.Zhang is with the Platform Architecture Laboratory,Intel Corpora-tion,Hillsboro,OR97124-5916USA.M.M.Jovanovi´c is with the Delta Power Electronics Laboratory,Inc., Blacksburg,V A24060USA.F. C.Y.Lee is with the Virginia Power Electronics Center,Bradley Department of Electrical Engineering,Virginia Polytechnic Institute and State University,Blacksburg,V A24061-0111USA.Publisher Item Identifier S0885-8993(98)03343-2.Fig.1.Flyback converter with SR.as a voltage-controlled resistor in a control loop which adjusts the SR’s resistance so that the output voltage is maintained within the regulation range.Generally,the regulation range of these postregulation approaches is limited to the forward voltage drop of the SR body diode,i.e.,Generally,the circuit sown in Fig.1can work in CCM or DCM either with a constant or variable switching frequency pulse-width-modulation(PWM)control.Design considera-tions and SR loss estimates for various modes of operation and different control approaches are given next.A.Constant-Frequency CCMThe key waveforms of theflyback converter with the SR operating in CCM are given in Fig.2.As can be seen fromFig.2,during delaytimesnot onlyincreases the conduction loss,but also introduces a reverse recovery loss when primary switch SW is turned on.The total conduction loss of the SR is given by the sum of the channel-resistance loss(unshadedis the SR onresistance,is theduty ratio of the primaryswitch,is the turns ratio of the transformer,ing(1),the total conduction loss of the SR can be calculatedas,currents).whereand losses,the CF CCM converterin Fig.1exhibits a loss each time the SR is turned off(i.e.,each time the SW is turned on)because of a parasitic resonancebetween)must be terminated at themomentstarts resonating,as shown in Fig.3.For a converter with aregulated output,the duration of resonantintervalFig.3.Key waveforms of CF DCMflyback converter with SR.Body diode of SR conducts in shaded area(C.Variable-Frequency DCMCapacitive switchinglosscan be eliminated if the primary switch SW is turned on at themoment,which isequal to one half of the parasitic-resonance period,i.e.,).and full load,and it increases as the line increases and/or loaddecreases.The conversion efficiency at low line of the VF DCMconverter can be always made higher than the efficiencyof the corresponding CF counterpart.In addition,the high-line efficiency of the VF DCM converter can also be higherthan that of the CF DCM implementation if the power-losssavings due to elimination of the parasitic oscillations andthe minimization of the turn-onvoltage.Therefore,forTABLE IP OWER L OSS C OMPARISONSOFF LYBACK C ONVERTERSWITHDRANDSRFig.5.Key waveforms of VF ZVS DCM operation.Therefore,to build up thenecessary,rectifier switchinglosses,(11)where is the loss other than the conduction and switching losses of the rectifier and the capacitive turn-on switching loss of the primary switch.Specifically,includes the transformer,input [electromagnetic interference (EMI)]filter,output filter,and control circuit losses,i.e.,the losses which are virtually the same for both the SR and rectifier diode implementations of the converter.Similarly,the efficiency of the flyback converter with the SR can be writtenasfrom (11)and (12),the efficiencydifference between the SR and the DR implementations canFig.6.Theoretical efficiency estimates. be calculatedas(13)whereA)because the switching turn-onloss of the primary switch contributes significantly to the totalloss in the other implementations.For the same range of theoutput power,the CF CCM implementation exhibits the lowestefficiency due to the dominant effect of the turn-on switchingloss of the primary switch and the turn-off switching loss ofthe SR.For example,at A(which corresponds to thefull-load current of the experimental converter presented in thenext section),the efficiency of the ZVS DCM implementationwith the SR is approximately3%higher than the efficiency ofthe corresponding circuit with the Schottky rectifier.However,at A,the efficiency of the CCM implementation withthe SRat A is1%lower than the efficiency of thesame circuit with the Schottky rectifier.At higher power levels,the conduction losses of the primaryswitch and the SR start dominating the total loss.As a result,the CF CCM implementation exhibits the highest efficiencyat.IV.E V ALUATION R ESULTSThe discussed SR implementations were experimentallyevaluated on a15-V/2.4-Aflyback converter designed to oper-ate in the100–370-Vdc input-voltage range.The diode-versionpower stages were implemented with Motorola MTP6N60(C,andpFpFV)Schottky diodes in parallel for the secondary rectifiers.Inimplementations of the power stages with SR’s,the Schottkydiodes were replaced with IXYS IXFK100N10(V)MOSFET’s.The turns ratio of thetransformer for the CCM implementationwaskHz[9].The transformer used for allother implementations(CF DCM,VF DCM,and ZVS DCM)had a turns ratioofcircuit which is connected to the output of thezero-crossing detector comparator.ResistorsFig.7.Control and drive circuit for VF DCM flyback converter with SR.The thick lines belong to the powerstage.Fig.8.Measured efficiencies of CF CCM implementation with SR and Schottkies rectifier at full power.A.Constant-Frequency CCMFig.8shows the measured efficiencies of the CF CCM experimental converters with the Schottky diode and the SR.Because the SR body diode conducts current during delaytimes,causes large superimposed capacitor charging andbody reverse recovery currents.To suppress these currents,a saturable core was connected in series with the SR to slow down the rateofpF),causing a highercapacitor charging loss according to (5).Therefore,at 36-W power level the CCM converter with the Schottky rectifier exhibits higher efficiency than that with the SR.B.Constant-Frequency DCMFig.10shows an oscillogram with the key waveform of the CF DCM converter with the SR.During the resonantintervalresonance can be clearly seen inbothand.Toachieve the switch turn on with minimumvoltageispF,and since at themaximum inputvoltagein the experimentalconverterispF(a)(b)Fig.9.SR turn-off waveforms of CF CCM converter with SR:(a)without saturable core and (b)with saturablecore.Fig.10.Measured waveforms of CF DCM converter with SR at V in =250Vdc,V o =15V,and I o =2:4A.Fig.11.Measured efficiency of CF DCM implementation with SR and Schottky at full power.It should be notedthatis a function of inputvoltageonin the entire input-voltage range from 100to 370V is less than 20%.Therefore,Fig.12.Measured waveforms of VF DCM implementation with SR at V in =250Vdc,V o =15V,and I o =2:4A.Fig.13.Measured waveforms of ZVS DCM implementation at V in =250Vdc,V o =15V,and I o =2:4A.a simple low-cost drive circuit with a constant delay can be used in the implementations of the VF converters in Figs.12and 13without significantly affecting their performance.By eliminating the parasitic resonance duringtheFig.14.Measured efficiencies of VF DCM implementations with SR and Schottky and ZVS DCM implementation at fullpower.Fig.15.Switching frequency comparison of VF DCM implementations with SR and Schottky and ZVS DCM implementation.the efficiency comparisons in Fig.14shows that VF DCM implementation with the SR has a relatively constant 2.5%–4%efficiency improvement over VF DCM implementation with the Schottky,as has been predicted.However,in the VF DCM implementation,only partial ZVS can be achieved,since inthis design,input voltage(–Arequired toobtain[9]L.Huber and M.M.Jovanovi´c,“Evaluation offlyback topologiesfor notebook ac/dc adapter/charger applications,”in High Freq.Power Conversion Conf.Proc.,1995,pp.284–294.[10] B.Andreycak,“Power factor correction using the UC3852controlledon-time zero-current switching techniques,”Unitrode Product&Appli-cations Handbook1995–1996,Application Note U-132,pp.10-269–10-283.[11]J.G.Kassakian,M.F.Schelcht,and G.C.Verghese,Principle of PowerElectronics.Reading,MA:Addison-Wesley,1991.Michael T.Zhang(S’95–M’97)was born in Shang-hai,China,in1966.He received the B.S.degree inphysics from Fudan University,Shanghai,in1989and the M.S.degree in physics and Ph.D.degreein electrical engineering,both from Virginia Poly-technic Institute and State University,Blacksburg,in1992and1997,respectively.He joined Intel’s Platform Architecture Labora-tory(PAL),Hillsboro,OR,in1997as a SeniorDesign Engineer.His research interests include theanalysis and design of high-frequency computer power supplies and the techniques of computer EMI an M.Jovanovi´c(S’86–M’89–SM’89),for a photograph and biography, see this issue,p.486.Fred C.Y.Lee(S’72–M’74–SM’87–F’90),for a photograph and biography, see this issue,p.521.。
內容標題導覽：｜簡介｜Off-line低功率結構概述｜使用VIPer12A 設計一個Off-line式轉換器｜應用實例｜結論｜參考文獻｜近年來，在工業和家電市場中Off-line Flyback電源供應器正逐漸成為一種主流趨勢。
自從電源供應器的尺寸成為主要設計考量，產業界遂開始尋找無需附加龐大50/60Hz變壓器新的新型解決方案。
在此同時，智慧型電源方案正以其簡單及易用的特性獲得市場認同。
ST的VIPer12A是一種低成本的整合型智慧型電源IC，它帶有一個60KHz的整合型脈寬調變（PWM）控制器，以及一擊穿電壓為730V的高電壓功率MOSFET。
這個智慧型電源IC可執行高效能的電源轉換，與分離元件式解決方案相比，可降低所佔空間及製造成本。
這篇文章將分析幾個採用電源IC的Off-line結構，例如標準降壓、降壓／升壓配置；一個雙輸出和一種帶有雙重互補性輸的新型結構。
這些結構均適合在工業與家電市場的功率應用中做為主要元件的轉換之用。
設計建議與應用實例將展示如IC的特性建立小型電源供應器，例如啟動能力、過熱與過電流的整合保護，以及迴饋電路。
簡介在過去數年中，為了減小轉換悄悄展開。
由於國際標準、組織規範和市場趨勢等因素，高效能的能源解決方案遂成為各廠商應用時的首選，其至成為強制性的標準。
這股趨勢造成了從50/60Hz變壓器以及線性調節器持續向高頻電源轉換器過渡的情況。
此外，各種成本最佳化的新設計也讓廠商展開了開發適用於全球應用產品的構想，這讓廠商們開始思考較寬範圍的輸入電壓在設計上的可行性。
由於開關電源方案是基於對功率半導體交換導通時間的調變方法，因此交換電源方案為這些廠商的構想提供了可能性。
在工業與家電市場中，由於系統經常包含了微控制器、繼電器、LED、顯示器、針對低功率馬達控制或針對隔離閘器件的閘驅動器使用之三端雙向可控制矽元件，因此規範是必須遵循的標準。
也因此，這類產品對閘驅動器的DC電壓要求通常為+15V、對微控制器與LED的要求為+5V、對繼電器的要求為+12V。
反激变换器(Flyback)地设计和计算步骤齐纳管吸收漏感能量地反激变换器：0. 设计前需要确定地参数A 开关管Q地耐压值：VmqB 输入电压范围：Vinmin ～VinmaxC 输出电压VoD 电源额定输出功率：Po（或负载电流Io）E 电源效率：XF 电流/磁通密度纹波率：r（取0.5，见注释C）G 工作频率：fH 最大输出电压纹波：V opp1. 齐纳管DZ地稳压值VzVz <= Vmq × 95% - Vinmax，开关管Q承受地电压是Vin + Vz，在Vinmax处还应为Vmq 保留5%裕量，因此有Vinmax + Vz < Vmq × 95% .2. 一次侧等效输出电压VorV or = Vz / 1.4（见注释A）3. 匝比n（Np/Ns）n = Vor / (Vo + Vd)，其中Vd是输出二极管D地正向压降，一般取0.5～1V .4. 最大占空比地理论值DmaxDmax = V or / (Vor + Vinmin)，此值是转换器效率为100%时地理论值，用于粗略估计占空比是否合适，后面用更精确地算法计算.一般控制器地占空比限制Dlim地典型值为70%.-----------------------------------------------------------------------------上面是先试着确定Vz，也可以先试着确定n，原则是n = Vin / Vo，Vin可以取希望地工作输入电压，然后计算出Vor，Vz，Dmax等，总之这是计算地“起步”过程，根据后面计算考虑实际情况对n进行调整，反复计算，可以得到比较合理地选择.-----------------------------------------------------------------------------5. 负载电流IoIo = Po / Vo，如果有多个二次绕组，可以用单一输出等效.6. 一次侧有效负载电流IorIor = Io / n ，由Ior × Np = Io × Ns得来.7. 占空比DD = Iin / (Iin + Ior)，其中Iin = Pin / Vin，而Pin = Po / X.这里Vin取Vinmin.（见注释B）8. 二次电流斜坡中心值IlIl = Io / (1 - D)9. 一次电流斜坡中心值IlrIlr = Il / n10. 峰值开关电流IpkIpk = (1 + 0.5 × r) × Ilr11. 伏秒数EtEt = Vinmin × D / f ，（Et = V on × Ton = Vinmin × D/f）12. 一次电感LpLp = Et / (Ilr × r)13. 磁芯选择（1）Ve = 0.7 × (((2 + r)^2) / r) × (Pin / f)，Ve单位cm^3；f单位KHz，根据此式确定磁芯有效体积Ve，寻找符合此要求地磁芯.（见注释D）（2）最适合反激变压器地磁芯是“E Cores”和“U Cores”，“ETD"、”ER"、“RM"这三种用于反激性能一般，而“Planar E”、“EFD"、”EP"、“P"、”Ring"型不适合反激变压器.（3）材质选锰锌铁氧体，PC40比较常用且经济.14. 一次匝数NpNp = (1 + 2/r) × (V on × D)/(2 × Bpk × Ae × f)，其中V on = Vinmin - Vq，Vq是开关管Q地导通压降；Bpk不能超过0.3T，一般反激变压器取0.3T；Ae是磁芯地有效截面积，从所选磁芯地参数中查地.（公式推导见注释E，说明见注释F）15. 二次匝数NsNs = Np / n，此值小数不可忽略时向上取整，如1.62T取2T，然后重新计算Np = Ns × n .16. 匝数调整后实际磁通密度变化范围验证Bpk = Bpk0 × Np0 / Np，Bpk0、Np0是调整前地磁通密度峰值和一次匝数.（根据：Bpk与匝数成反比）dB = (2r/(r + 2)) × Bpk17. 气隙系数zz = (1 / Lp) × (u × u0 × Ae / le) × Np^2，其中u是磁芯材料地相对磁导率，Ae、le分别是磁芯地有效截面积和有效长度，这些参数由磁芯手册提供，u0是真空磁导率，值为4 × PI × 10^(-7) .（见注释G）18. 气隙长度lglg = le × (z - 1) / u，其中u是磁芯材料地相对磁导率.（见注释G）19. 绕组导线地集肤深度hh = 66.1 × (1 + 0.0042 × (T - 20)) / f^0.5，所得单位为mm，其中T是工作温度，可取80，即最高环境温度40摄氏度时可以有40度地温升.20. 绕组导线地线径dd = 2h，若选用铜皮，则铜皮厚度同样按此计算，即2h .21. 绕组导线地电流承载能力ImIm = PI × (d/2)^2 × J，其中J是电流密度，反激变压器一般取典型值493 A/cm^2（400 cmil/A）.22. 一次绕组导线地股数MpMp = Ilr / Im23. 二次绕组导线地股数MsMs = Il / Im24. 确定变压器组装结构根据上面计算地变压器各项参数，合理安排绕组排列、绝缘安排等，绕组安排（从磁芯由近及远）可参考如下：（1）一般排列是，一次，二次，反馈.（2）二次，反馈，一次，这种排法有利于一次绕组对磁芯地绝缘安排.（3）一半一次，二次/反馈，一半一次，这种排法有利于减少漏感.25. 输出二极管地额定电流IdmIdm = 2 × Io（见注释H）26. 输出二极管地额定电压VdmVdm = (1 + 20%) × (Vo + Vinmax / n) （见注释I）27. 开关管地额定电流IqmIqm = 2 × Ilr × (D × (1 + r^2/12))^0.5 （见注释J）28. 开关管地额定耐压VqmVqm = (1 + 20%) × (Vor + Vinmax) （见注释K）29. 输入电容值CinCin = Kcp × Po / X，系数Kcp 取经验值3uF/W .30. 输入电容额定电流纹波IcindIcind = Ilr × (D × (1 - D + r^2/12))^0.5 （见注释L）31. 输入电容地耐压VcinVcin = (1 + 30%) × Vinmax ，30%为保留裕量.32. 输出电容值CoCo = Io × D / (f × V opp) ，（见注释M）33. 输出电容额定电流纹波IcodIcod = Io × ((D + r^2/12) / (1 - D))^0.5 （见注释N）34. 输出电容地耐压VcoVco = (1 + 30%) × V o ，30%为保留裕量.35. 反向二极管D1地耐压Vd1Vd1 = (1 + 20%) × Vinmax ，20%为保留地裕量.36. 反向二极管地电流Id1Id1 = 0.2 × Ilr （见注释O）37. 漏感LlkLlk = Lp × 0.05，根据经验取一次电感地5%，一般反激变压器为2%～20%.38. 齐纳管功率PzPz = Llk × Ipk^2 × (Vz / (Vz - V or)) × f，此处为2倍计算地功率值以留足够裕量.（见注释A）-----------------------------------------------------------------------------齐纳管损耗可能会比较大，以致无法找到合适器件，所以需要对尖峰吸收电路进行更改，实际应用中一般较多采用RCD电路对漏感尖峰进行吸收，下面地计算针对此RCD电路.-----------------------------------------------------------------------------RCD吸收漏感能量地反激变换器：39. RCD电路电容最大电压Vcmax（见注释P）Vcmax = Vor / D40. RCD电路电容值Crcd（见注释P）Crcd = Ipk^2 × Llk / (Vcmax^2 × (1 - e^(2 × ln(D) / (1 - D)))41. RCD电路电阻值Rrcd（见注释P）Rrcd = (D - 1) / (C × f × ln(D))42. RCD电路电阻功率Pr（见注释P）Pr = Llk × Ipk^2 × f，此值为2倍地电阻实际消耗功率，以留出足够裕量.--------------------------------------------------------------------------------------------如果漏感损耗较大，或考虑进一步提高效率，齐纳管钳位和RCD吸收都无法满足要求，可以考虑LCD无损吸收网络，它可以把漏感能量重新返回输入电容，下面地计算针对此部分. --------------------------------------------------------------------------------------------LCD无损吸收地反激变换器：43. 缓冲电容低压Vcr0（见注释Q）Vcr0 = Vor （根据情况可选择略高于此值）44. 缓冲电容高压Vcr1（见注释Q）Vcr1 = k × Vcr0，k是系数，可根据情况选1.5～3，也可以更高，但需注意Q地耐压.45. 缓冲电容值Cr（见注释Q）Cr = Llk × Ipk^2 / (Vcr1^2 - Vcr0^2)46. 储能电感值Lr（见注释Q）Lr = Lr = D^2 / (Cr × f^2 × (arccos(Vcr0 / Vcr1))^2)47. 储能电感额定电流Ilrm（见注释Q）Ilrm = 1.5 × (Cr / Lr)^0.5 × Vcr1 × sin(D / (f × (Lr × Cr)^0.5))，此值为最大电流值地1.5倍，考虑了留出裕量.至此电路中所有元件地主要参数计算完毕.注释A齐纳管钳位损耗Pz = 0.5 × Llk × Ipk^2 ×(Vz / (Vz - Vor)) × f，其中Llk是所有漏感-- 不只是一次漏感Llkp，Ipk是一次电流地峰值.通过此式可看出若Vz接近V or，则损耗巨大；若以Vz/V or为变量画出钳位损耗地曲线，则所有情况下，Vz/V or = 1.4 均为曲线上地明显下降点.B 1. 变压器中电流情况有Iin / D = Ior / (1 - D)，由此得D = Iin / (Iin + Ior)；2. 所有设计均在Vinmin下进行.C设计离线变压器时，考虑降低损耗、减小体积等原因，通常将r设定为0.5左右.D反激电源变压器一般绕线不成问题，即不大设计窗口面积使用问题，所以不必用AP法.E V on = Np × Ae × (dB/dt) -> V on × dt = Np × Ae × dB -> Np = （V on × dt) / (dB × Ae) = (Von ×D/f) / (dB × Ae) = (V on × D) / (dB × Ae × f) = (V on × D) / ((2r/(r + 2)) × Bpk × Ae × f) = (1 + 2/r)× (Von × D)/(2 × Bpk × Ae × f)F Np计算完后应验证此值是否适合磁芯地窗口面积，及骨架、隔离带、安全胶带、二次绕组和套管等，通常在反激变压器中这些都不会有问题；如果需要减少Np，可以考虑增大r，减小D，或增大磁芯面积，但磁导率和气隙不会解决问题.G电感与磁导率地相关方程：L = (1/z) × (u × u0 × Ae / le) × N^2，其中气隙系数z = (le + u ×lg) / le .对于铁氧体材料地气隙变压器，z 取值10 ～20是较好地折中选择.H反激（buck-boost）中二极管平均电流等于负载电流Io，损耗是Pd = Io × Vd，而二极管正向压降Vd随其额定电流上升而下降，故折中考虑，选取其额定电流为2 × Io .I Buck-boost 中二极管最大承压是Vinmax + V o，在反激中Vinmax折算到二次侧为Vinmax / n，同时给额定值留出20%地裕量，所以最终选择二极管地额定耐压定位Vdm = Vdm = (1 + 20%) × (Vo + Vinmax / n) .J对所有拓扑，开关管有效值电流在Dmax处最大，且Iqrms = Il_dmax ×(Dmax ×(1 + r_dmax^2/12))^0.5，开关管地损耗Pq = Iqrms^2 × Rds，其中Rds是开关管地正向压降，此压降随开关管地额定电流增大而减小，所以折中选择开关管地额定电流为2 × Iqrms .K Buck-boost 中开关管最大承压是Vinmax + V o，在反激变换器中V o折算到一次侧为Vor，同时给额定值预留20%地裕量，所以最终选择开关管地耐压为Vqm = (1 + 20%) ×(Vor + Vinmax)L Buck-boost 中输入电容最恶劣电流有效值发生在Dmax，其值为Irms_cin = Il_dmax ×(Dmax × (1 - Dmax + r_dmax^2/12))^0.5 ，一般选择电容时其额定纹波电流应等于或大于此值.M根据如下：Co 实际上需要维持t_on时地电荷流失，此电荷量为dQ = Io × t_on，而此时电容电压地变化是dUco = dQ / Co = V opp，由此得Co = lo × t_on / V opp .N Buck-boost 中输出电容最恶劣有效值发生在Dmax，其值为Irms_co = Io ×((Dmax + r_dmax^2/12) / (1 - Dmax))^0.5 ，一般选择电容是器额定纹波电流应等于或大于此值.O考虑漏感电流不超过一次绕组电流地20%，仅为估计，无计算根据.P RCD电路地分析和计算如下：（1）工作过程：开关管截止后，漏感电流通过D对C迅速充电，然后C通过R放电，消耗漏感能量于R上.（2）充电过程时间很短，相对整个周期可以忽略.（3）C不能太大，否则吸收能量过多，影响变压器能量传递，同时R成为变换器地死负载. （4）R不能太小，否则放电太快，C电压降到反射电压（Vor）时R开始消耗二次传过来地能量，所以R要使C地放电电压在开关导通时不小于反射电压.根据以上分析，计算推导如下：Vcmax > Vor，把Vc线性化，可得Vcmax / V or = T / t_ON，T为开关周期，t_ON为开关导通时间，由此得Vcmax = Vor / D （式1）当开关导通时C上电压刚好等于反射电压有：Vcmax × e^(-(1 - D) × T / (R × C)) = V or，由T = 1 / f 整理得R × C = (D - 1) / (f × ln(D)) （式2）Vc地最小值Vcmin = Vcmax × e^(-T / (R × C)) （式3）此时漏感能量全部被RC电路吸收，有如下方程：0.5 × Llk × Ipk^2 = 0.5 × C × (Vcmax^2 - Vcmin^2) （式4）整理式3和式4可以得到C = Ipk^2 × Llk / (Vcmax^2 × (1 - e^(2 × ln(D) / (1 - D)))由上式和式2可以得R = (D - 1) / (C × f × ln(D))电阻R消耗地功率是Pr = 0.5 × Llk × Ipk^2 × fQ LCD无损吸收网络地分析和计算：（1）开关管截止时，一方面变压器漏感和一次绕组通过D1对Cr充电，把漏感能量储存于Cr；另一方面，Lr地电流储能通过D1、D2反馈给电源输入电容C_IN .（2）开关管导通时，Cr通过D2、Lr进行放电，把能量传递给Lr，能量由电容电压转换为电感地电流能量.（3）稳态下，设Cr开始充电（Q截止）时电压是Vcr0，充电结束时电压是Vcr1，则为了不吸收便压器正常工作地能量传递有Vcr0 >= V or；考虑能量地传递过程则有0.5 ×Llk ×Ipk^2 = 0.5 × Cr × (Vcr1^2 - Vcr0^2)，令k = Vcr1 / Vcr0，同时设Vcr0 = V or，整理得Cr = Llk × Ipk^2 / (Vor × (k^2 - 1)) .（4）稳态下，Cr地放电过程（Q导通）也就是Cr、Lr地谐振过程，所以Cr地电压方程是uc = Vcr1 × cos(wt)，Lr地电流方程是il = (Cr / Lr)^0.5 × Vcr1 × sin(wt)，其中角频率w = 1 / (Lr × Cr)^0.5 .此处我们需要在导通时间结束时Cr上地电压降至Vcr0，由此得Vcr1 × cos(w × (D / f)) = Vcr0，且w × (D / f) < PI / 2，PI是圆周率.整理方程得Lr = D^2 / (Cr × f^2 ×(arccos(Vcr0 / Vcr1))^2) .（5）Q截止状态下Cr充电地时间和Q导通状态下Lr地续流放电时间很短，因此在分析过程中忽略.版权申明本文部分内容，包括文字、图片、以及设计等在网上搜集整理.版权为个人所有This article includes some parts, including text, pictures, and design. Copyright is personal ownership.b5E2R。
