CD4044

  • 格式:pdf
  • 大小:141.82 KB
  • 文档页数:7

Applications
Y Y Y Y
Multiple bus storage Strobed register Four bits of independent storage with output enable General digital logic
Connection Diagrams
CD4043BM CD4043BC Dual-In-Line and Flat Packages CD4044BM CD4044BC Dual-In-Line and Flat Packages
b 0 64 b1 6 b4 2
VOH
High Level Output Voltage
4 95 9 95 14 95 15 30 40
4 95 9 95 14 95
50 10 15 2 25 45 6 75 15 30 40
4 95 9 95 14 95 15 30 40 35 70 11 0 36 09 24
VOL
lIOl s 1 mA VIL e 0V VIH e VDD VDD e 5 0V VDD e 10V VDD e 15V lIOl s 1 mA VIL e 0V VIH e VDD VDD e 5 0V VDD e 10V VDD e 15V
2 4 95 9 95 14 95
VOH
High Level Output Voltage
b 0 36 b0 9 b2 4 b0 1 b1 0
VIL
Low Level Input Voltage
V V V V V V mA mA mA mA mA mA
VIH
High Level Input Voltage
35 70 11 0 51 13 34
b 0 51 b1 3 b3 4 b0 1
2 75 55 8 25 10 26 68
a 25 C
a 85 C
Units mA mA mA V V V V V V
Min
Max 20 40 80 0 05 0 05 0 05
Min
Typ 0 01 0 01 0 02 0 0 0
Max 20 40 80 0 0Βιβλιοθήκη 0 05 0 05Min
Max 150 300 600 0 05 0 05 0 05
b0 4 b1 0 b3 0 b 10-5
IOL
Low Level Output Current
IOH
High Level Output Current
IIN
Input Current
01 CD4044BC (Note 2)
b 40 C
10-5
01
10
mA mA
DC Electrical Characteristics CD4043BC
General Description
CD4043BM CD4043BC are quad cross-couple TRI-STATE CMOS NOR latches and CD4044BM CD4044BC are quad cross-couple TRI-STATE CMOS NAND latches Each latch has a separate Q output and individual SET and RESET inputs There is a common TRI-STATE ENABLE input for all four latches A logic ‘‘1’’ on the ENABLE input connects the latch states to the Q outputs A logic ‘‘0’’ on the ENABLE input disconnects the latch states from the Q outputs resulting in an open circuit condition on the Q output The TRI-STATE feature allows common bussing of the outputs
TL F 5967 – 3
TL F 5967 – 4
Top View
Top View Order Number CD4043B or CD4044B
Truth Table
CD4043BM CD4043BC
S X 0 1 0 1 R X 0 0 1 1 E 0 1 1 1 1 Q OC NC 1 0 D
VIL e 0V VIH e VDD VDD e 5 0V VO e 0 4V VDD e 10V VO e 0 5V VDD e 15V VO e 1 5V VIL e 0V VIH e VDD VDD e 5 0V VO e 4 6V VDD e 10V VO e 9 5V VDD e 15V VO e 13 5V VDD e 15V VIN e 0V VDD e 15V VIN e 15V 35 70 11 0 64 16 42
Features
Y Y Y Y Y Y
Wide supply voltage range 3V to 15V Low power 100 nW (typ ) High noise immunity 0 45 VDD (typ ) Separate SET and RESET inputs for each latch NOR and NAND configuration TRI-STATE output with common output enable
b 0 52 b1 3 b3 6 b0 3
VIH
High Level Input Voltage
35 70 11 0 44 11 30
b 0 44 b1 1 b3 0
35 70 11 0 88 22 60
b 0 32 b0 8 b2 4 b0 3
b 0 5V to a 18V b 0 5V to VDD a 0 5V b 65 C to a 150 C
Recommended Operating Conditions (Note 2)
Supply Voltage (VDD) Input Voltage (VIN) Operating Temperature Range (TA) CD4043BM CD4044BM CD4043BC CD4044BC 3 0V to 15V 0 to VDD V
CD4044BM CD4044BC
S X 1 0 1 0 R X 1 1 0 0 E 0 1 1 1 1 Q OC NC 1 0 DD
OC NC X D DD
TRI-STATE No change Don’t care Dominated by S e 1 input Dominated by R e 0 input
Symbol IDD Parameter Quiescent Device Current Low Level Output Voltage Conditions VDD e 5V VIN e VDD or VSS VDD e 10V VIN e VDD or VSS VDD e 15V VIN e VDD or VSS
4 95 9 95 14 95
50 10 15
4 95 9 95 14 95
DC Electrical Characteristics CD4043BC
Symbol VIL Parameter Low Level Input Voltage Conditions
CD4044BC (Continued)
Units mA mA mA V V V V V V
Min
Max 50 10 20 0 05 0 05 0 05
Min
Typ 0 01 0 01 0 02 0 0 0
Max 50 10 20 0 05 0 05 0 05
Min
Max 150 300 600 0 05 0 05 0 05
VOL
lIOl s 1 mA VIL e 0V VIH e VDD VDD e 5 0V VDD e 10V VDD e 15V lIOl s 1 mA VIL e 0V VIH e VDD VDD e 5 0V VDD e 10V VDD e 15V l IO l s 1 m A VDD e 5 0V VO e 0 5V or 4 5V VDD e 10V VO e 1 0V or 9 0V VDD e 15V VO e 1 5V or 13 5V l IO l s 1 m A VDD e 5 0V VO e 0 5V or 4 5V VDD e 5 0V VO e 1 0V or 9 0V VDD e 15V VO e 1 5V or 13 5V
C1995 National Semiconductor Corporation
TL F 5967
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings (Notes 1 and 2)
If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage (VDD) Input Voltage (VIN) Storage Temperature Range (TS) Power Dissipation (PD) Dual-In-Line Small Outline Lead Temperature (TL) (Soldering 10 seconds)
b 55 C to a 125 C b 40 C to a 85 C