SN74AVCH4T245D中文资料

  • 格式:pdf
  • 大小:599.43 KB
  • 文档页数:19
The SN74AVCH4T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.
15 1OE
3 2DIR
6 2A1
13 1B1
12 1B2
7 2A2
14 2OE
11 2B1
10 2B2
2
Submit Documentation Feedback
元器件交易网

SN74AVCH4T245 4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS
MIN
MAX
–0.5
4.6
–0.5
4.6
–0.5
4.6
–0.5
4.6
–0.5
4.6
–0.5
4.6
–0.5 –0.5
VCCA + 0.5 VCCB + 0.5
TVSOP – DGV
Tape and reel
ORDERABLE PART NUMBER SN74AVCH4T245RGYR SN74AVCH4T245D SN74AVCH4T245DR SN74AVCH4T245PW SN74AVCH4T245PWR SN74AVCH4T245DGVR

SCES577B – JUNE 2004 – REVISED FEBRUARY 2006
Absolute Maximum Ratings(1)
over operating free-air temperature range (unless otherwise noted)
VCCA VCCB
Supply voltage range
IIK
Input clamp current
IOK
Output clamp current
IO
Continuous output current
Continuous current through VCCA, VCCB, or GND
θJA Package thermal impedance
Tstg Storage temperature range
元器件交易网

SN74AVCH4T245 4-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS
SCES577B – JUNE 2004 – REVISED FEBRUARY 2006
The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.
FUNCTION TABLE (EACH 4-BIT )
INPUTS
OE
DIR
L
L
L
H
H
X
OPERATION
B data to A bus A data to B bus All output Hi-Z
2 1DIR
4 1A1
5 1A2
LOGIC DIAGRAM (POSITIVE LOGIC)
• Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
• ESD Protection Exceeds JESD 22 – 8000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101)
• I/Os Are 4.6-V Tolerant
• Ioff Supports Partial Power-Down-Mode Operation
• Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
SCES577B – JUNE 2004 – REVISED FEBRUARY 2006
ORDERING INFORMATION
TA –40°C to 85°C
PACKAGE (1)
QFN – RGY
Tape and reel
SOIC – D
Tube Tape and reel
TSSOP – PW
Tube Tape and reel
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
FEATURES
• Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
• Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
TOP-SIDE MARKING WS245 AVCH4T245 WS245 WS245
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at /sc/package.
1
1DIR 2 2DIR 3 1A1 4 1A2 5 2A1 6 2A2 7
8
16
15 1OE 14 2OE 13 1B1 12 1B2 11 2B1 10 2B2 9
GND GND
DESCRIPTION/ORDERING INFORMATION
This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. The SN74AVCH4T245 is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVCH4T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
I/O ports (A port) I/O ports (B port) Control inputs A port B port A port B port VI < 0 VO < 0
D package(4) DGV package(4) PW package(4) RGY package(5)