当前位置：文档之家 › ICS952801中文资料

ICS952801中文资料

  • 格式：pdf
  • 大小：200.17 KB
  • 文档页数：22

Integrated CircuitSystems, Inc.ICS952801Advance InformationPin ConfigurationRecommended Application:SiS755/760 style chipset for AMD K8 Processor Output Features:• 2 - Pairs of differential push-pull K8CPU outputs •8 - PCICLK @ 3.3V • 2 - AGPCLK @ 3.3V • 3 - REF @ 3.3V • 2 - ZCLK @ 3.3V • 1 - 24_48MHz @ 3.3V • 1 - 48MHz @ 3.3V Key Specifications:•CPU Output Jitter <250ps •AGP Output Jitter <250ps •ZCLK Output Jitter <250ps •PCI Output Jitter <500ps Programmable Timing Control Hub™ for K8™ processorFunctionalityFeatures/Benefits:•QuadRomTM frequency selection.•Selectable synchronous/asynchronous AGP/PCI/ZCLKfrequency •Linear Programmable CPU output frequency.•Linear Programmable AGP/PCI output frequency.•Programmable output divider ratios.•Programmable output rise/fall time.•Programmable output skew.•Programmable spread percentage for EMI control.•Watchdog timer technology to reset system if systemmalfunctions.•Programmable watch dog safe frequency.•Support I2C Index read/write and block read/writeoperations.•Uses external 14.318MHz referience input.VDDREF 148CPU_STOP#***FS0/REF0247GNDCPU **FS1/REF1346CPUCLK8T1**FS2/REF2445CPUCLK8C1GNDREF 544VDDCPU X1643VDDCPU X2742CPUCLK8T0GNDZ 841CPUCLK8C0ZCLK0940GNDCPUZCLK11039AGND VDDZ 1138AVDD *PCI_STOP#1237PD#***FS3/PCICLK_F01336GNDAGP **FS4/PCICLK_F11435AGPCLK0VDDPCI 1534AGPCLK1GNDPCI 1633VDDAGP PCICLK01732SCLK PCICLK11831AVDD48PCICLK2193048MHzPCICLK3202924_48MHz/SEL24_48MHz*PCICLK42128GND48PCICLK52227SDATA GNDPCI 2326PCICLK7VDDPCI 2425PCICLK648-SSOP* Internal Pull-Up Resistor ** Internal Pull-Down ResistorI C S 952801The ICS952801 is a two chip clock solution for desktop designs using SIS 755/760 style chipsets. When used with a zero delay buffer such as the ICS9179-16 for PC133 or the ICS93735 for DDR applications it provides all the necessary clocks signals for such a system.The ICS952801 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). ICS is the first to introduce a whole product line which offers full programmability and flexibility on a single clock device. Employing the use of a serially programmable I 2C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. TCH also incorporates ICS's Watchdog Timer technology and a reset feature to provide a safe setting under unstable system conditions. M/N control can configure output frequency with resolution up to 0.1MHz increment.General DescriptionBlock DiagramPower GroupsPCI_STOP#FS (4:0)SEL24_48MHZPin DescriptionGeneral I2C serial interface information for the ICS952801How to Write:•Controller (host) sends a start bit.•Controller (host) sends the write address D2(H)•ICS clock will acknowledge•Controller (host) sends the begining byte location = N •ICS clock will acknowledge•Controller (host) sends the data byte count = X•ICS clock will acknowledge•Controller (host) starts sending Byte N through Byte N + X -1(see Note 2)•ICS clock will acknowledge each byte one at a time •Controller (host) sends a Stop bit How to Read:•Controller (host) will send start bit.•Controller (host) sends the write address D2(H)•ICS clock will acknowledge•Controller (host) sends the begining byte location = N•ICS clock will acknowledge•Controller (host) will send a separate start bit.•Controller (host) sends the read address D3(H)•ICS clock will acknowledge•ICS clock will send the data byte count = X •ICS clock sends Byte N + X -1•ICS clock sends Byte 0 through byte X (if X(H)was written to byte 8).•Controller (host) will need to acknowledge each byte•Controllor (host) will send a not acknowledge bit •Controller (host) will send a stop bit2222222222222222222222222Absolute Maximum RatingsStresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.Core Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . 4.6 V I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . 3.6VLogic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to V DD +0.5 V Ambient Operating Temperature . . . . . . . . . . . . . 0°C to +70°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C Case Temperature . . . . . . . . . . . . . . . . . . . . . . . .115°CElectrical Characteristics - ZCLKGuaranteed by design, not 100% tested in production.Electrical Characteristics - 48MHz, 24_48MHzElectrical Characteristics - CPUCLKNotes:1 - Guaranteed by design, not 100% tested in production.2 - V DIF specifies the minimum input differential voltages (V TR-V CP) required for switching, where V TR is the "true" input level and V CP is the "complement" input level.3 - Vpullup(external) = 1.5V, Min = Vpullup(external)/2-150mV; Max=(Vpullup(external)/2)+150mVFig. 1Shared Pin Operation -Input/Output PinsThe I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K)resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.Ordering InformationICS952801y FTDesignation for tape and reel packaging Package TypeF = SSOPRevision Designator (will not correlate with datasheet revision)Device TypePrefixICS = Standard DeviceExample:ICS XXXXX y F - T10-0034Reference Doc.: JEDEC Publication 95, MO-118。

合集下载

28015;中文规格书,Datasheet资料

28015;中文规格书,Datasheet资料

Cair = 331.5 + (0.6 × TC ) m/s
The percent error over the sensor’s operating range of 0 to 70 ° C is significant, in the magnitude of 11 to 12 percent. The use of conversion constants to account for air temperature may be incorporated into your program (as is the case in the example BS2 program given in the Example Programs section below). Percent error and conversion constant calculations are introduced in Chapter 2 of Smart Sensors and Applications, a Stamps in Class text available for download from the 28029 product page at .
v1.5 2/15/2008 Fra bibliotekage 2 of 12
Practical Considerations for Use
Object Positioning
The PING))) sensor cannot accurately measure the distance to an object that: a) is more than 3 meters away, b) that has its reflective surface at a shallow angle so that sound will not be reflected back towards the sensor, or c) is too small to reflect enough sound back to the sensor. In addition, if your PING))) sensor is mounted low on your device, you may detect sound reflecting off of the floor. a. b. c.
L295;中文规格书,Datasheet资料

L295;中文规格书,Datasheet资料

V –R1t I = ------- 1 – e -----------R1 L1
where: R1 and R2 are the resistance and inductance of the load and V is the voltage available on the load (Vs Vdrop - Vsense). The current increases until the voltage on the external sensing resistor, RS1, reaches the reference voltage, Vref1. This peak current, Ip1, is given by: V
15
VREF2
October 2003
1/7
/
L295
ABSOLUTE MAXIMUM RATINGS
Symbol VS VSS VEN, Vi Vref Io Supply voltage Logic supply voltage Enable and input voltage Reference voltage Peak output current (each channel) - non repetitive (t = 100 µsec) - repetitive (80% on - 20% off; Ton = 10ms) - DC operation Total power dissipation (at Tcase = 75 ″C Storage and junction temperature Parameter Value 50 12 7 7 3 2.5 2 25 - 40 to 150 Unit V V V V A A A W °C
UCC28019DR;UCC28019P;中文规格书,Datasheet资料

UCC28019DR;UCC28019P;中文规格书,Datasheet资料


DISSIPATION RATINGS(1)
PACKAGE
SOIC-8 (D) PDIP-8 (P)
THERMAL IMPEDANCE
TA = 25°C POWER RATING (W) TA = 85°C POWER RATING (W)
JUNCTION TO AMBIENT (°C/W)
160
0.65
300°
UNIT V mA °C
(1) Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those included under “Recommended Operating Conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.
http://o
UCC28019

SLUS755B – APRIL 2007 – REVISED DECEMBER 2007
ELECTRICAL CHARACTERISTICS
Unless otherwise noted, VCC = 15 VDC, 0.1 µF from VCC to GND, -40°C ≤ TJ = TA ≤ 125°C. All voltages are with respect to GND. Currents are positive into and negative out of the specified terminal.
UCC28019 中文资料

UCC28019 中文资料

UCC28019内部结构如图1-2所示。

图1-2 UCC28019内部结构图UCC28019具体功能介绍如下：（1）系统保护系统的保护使系统工作在安全工作范围内，系统保护主要包括软启动、Vcc欠压锁定(UVLO)、输人掉电保护(IBOP)、输出过压保护(OVP)、开环保护/待机模式(OLP/Standby)、输出欠压检测(UVD)/增强动态响应(EDR)、过流保护、软过流(SOC)、峰值电流限制(PCL)等。

（2）栅极驱动栅极驱动输出具有电流最优化结构，可以以很高的开关速度直接驱动大容量MOSFET的栅极。

内部的钳位电压将MOS-FET栅极上的电压钳位于12. 5V，外部所接的栅极驱动电阻R GA TE限制了栅极驱动电路寄生电感和寄生电容的上升时间和阻尼振荡。

通常在MOSFET栅极附近用一个lOkΩ的电阻对地连接，消除栅极杂散电容，防止无意的dv/dt触发开通。

（3）电流环系统电流环包括电流平均放大、脉宽调制(PWM)、外部升压电感和外部电流传感电阻等环节。

从电流传感电阻检测到的负极性信号送人I SENSE引脚进行缓冲、反相放大后，得到的正极性信号通过电流放大器（g mi）进行平均，其输出即为I COMP引脚，I COMP引脚上的电压与平均电感电流成比例，该引脚对地(GND)外接一电容提供电流环路补偿并可对纹波电流进行滤波。

平均放大器的增益由V COMP引脚内部的电压决定，该增益设置为非线性，因此可以适应全球范围内的交流输人电压。

无论芯片处于故障模式还是待机模式，I COMP引脚均在内部接至4V电平。

脉宽调(PWM)电路将I COMP引脚电压信号与周期性的斜坡信号比较，产生上升沿调制的输出信号，如果斜坡电压信号大于I COMP引脚电压，则PWM输出为高电平，斜坡的斜率是内部V COMP引脚电压的非线性函数。

由内部时钟触发的PWM输出信号在周期开始时为低电平，该电平会持续一小段时间，称之为最小关断时间(t off(min))，而后，斜坡电压信号线性上升，与I COMP电压交叉，斜坡电压与I COMP电压的交叉点决定了关断时间(t off)，也即Doff，由于Doff满足Boost拓扑结构的Dote=V IN/V OUT，而且输人V IN是正弦电压, I COMP与电感电流成比例，控制环路会迫使电感电流跟随输人电压呈现正弦波形以进行Boost调制，因此平均输人电流也呈现正弦波形。