Dream型开发板用户手册
- 格式:doc
- 大小:1.08 MB
- 文档页数:19
Demoboard BTF3xxxEJUser Manual V1.0About this documentScope and purposeThis document describes how to use the Demoboard BTF3xxxEJ.Intended audienceEngineers, hobbyists and students who want to switch 12V loads in their Arduino/XMC1100 kit projects.Table of ContentsAbout this document (1)Table of Contents (2)1Getting Started (3)1.1BTF3xxxEJ Shield overview (3)1.2Key features (3)1.3Demoboard package contents (3)1.4Typical connection (4)1.4.1With Arduino Shield (4)1.4.2Without Arduino shield (For Oscilloscope monitoring) (4)2Demoboard configuration (5)2.1Status pin connection (5)2.2Enable pin connection (5)2.3Slew Rate pin configuration (5)3Software utilisation (5)3.1Installation (5)3.2Features (6)3.2.1Monitoring Panel (6)3.2.2Control Panel (6)Alternative Command (7)3.2.34Board connectors description (8)4.1Power connectors (8)4.2ARDUINO/XMC1100 connectors (8)Connector SV1 (8)4.2.14.2.2Connector SV2 (8)4.2.3Connector SV3 (9)Connector SV4 (9)4.2.44.3Test points (9)5Schematic (10)6 B.O.M. (11)7Board Layout (12)7.1TOP (12)7.2BOTTOM (12)7.3MECHANICAL VIEW (15)1 Getting Started1.1 BTF3xxxEJ Shield overviewThe 12V low-side switch demoboard with one BTF3xxxEJ from Infineon Technologies is a flexible evaluation board dedicated to drive all kinds of loads. This demoboard is compatible with Arduino UNO shield and Infineon XMC1100.The demoboard can be controlled either with the general logic I/O-ports of a microcontroller or with a PWM. It includes typical schematic to control the BTF3xxxEJ. This shield offers a quick evaluation of the product, the “Status” latch functionality, the “SRP” functionality, the “ENABLE” functionality, the “I_lim_trigger” functionality, the turn-ON in inverse current condition functionality, and all protections, e.g. “Over temperature shut down” and “Dynamic temperature protection”.WARNING : Please refer to BTFxxxEJ Datasheet for details on functionalities and parameters values. This user manual does not replace the datasheet and user must be aware of limitations before turning on any supply.The demoboard can be easily connected to any Arduino UNO board or Infineon XMC1100 via headers. Code and graphic interface is available for Arduino UNO.No code/interface is available for XMC1100, but XMC1100 can be easily programmed through Arduino IDE: please check the following link for details: https:///Infineon/XMC-for-Arduino1.2 Key featureso Demoboard is able to provide continuous current load (30V- 15A) between V_OUT and GND. o A green LED will turn ON when logic supply voltage is connected and ON.o Output voltage, Input logic, Status and Logic voltage can be measured externaly with test points. oInput logic, Status can be monitored with the Arduino Interface.1.3 Demoboard package contentsIn the zip package must be the following:o Demoboard_BTF3xxxEJ_User_Manual_Vx.x o Demoboard_Aiko_Universal.exe o Demoboard_Aiko_Universal.inoGNDV_OUT BTF3xxxEJ Arduino connector Button S1programmableButton S2 Reset of latched STATUS by pull-up to Vdd1.4 Typical connection1.4.1With Arduino ShieldWithout Arduino shield (For Oscilloscope monitoring) 1.4.22 Demoboard configurationo If an Arduino board is used, configuration needs to be set in the software. Please refer to Error!Reference source not found.Error! Reference source not mand, whereparameters of used demoboard can be selected.2.1 Status pin connectiono BTF3xxxEJ has STATUS pin pulled-up to Vdd to allow fault monitoring, and fault reseto Status pin can be reset via the GUI interface.o If no diagnosis is needed, the Status pin can be connected to the Input pin via permanent pressure on S2 button. This will light LED L1.2.2 Enable pin connectiono BTF3xxxEJ has an ENABLE pin. When switched off, it guarantees a very low leakage on drain and Vdd. It also reset status and I_lim_triggero You can ENABLE (pull-up to Vdd) or disable the device (pin open) with a jumper.o Enable can also be turned ON/OFF via the GUI interface.2.3 Slew Rate pin configurationo Use jumper to choose SRP resistor value from GND to 58kΩ. Values of SMD resistors on the boards are the same that are characterized in the Datasheet (GND, 5.8kΩ, 58kΩ, open). Usejumper accordingly.R SRP=5.8kΩR SRP=58kΩR SRP=GND3 Software utilisationo Software “Demoboard_Aiko_Universal.exe” is a GUI for Windows OS, used with the Arduino UNO board with the dedicated code “Demoboard_Aiko_Universal.ino”.3.1 Installationo User has to install the Arduino IDE software to allow communication between computer and Arduino board.o Once the program is installed, connect the Arduino shield. Double-click the “Demoboard_Aiko_Universal.ino” Arduino code and upload it.o When the code is correctly uploaded/ installed, the user can plug the demoboard on theArduino shield. The green LED must turn on, meaning that BTF3xxxEJ logic is supplied. o A message ‘Done uploading’ is displayed in Arduino IDE. o Then, launch “Demoboard_aiko_Universal.exe ”.▪ Click on “Ports” to select the right communication port on your Arduino board. ▪ Click on “Start” to start the system.∙ If it’s not wo rking, check your port name.∙ Port name is usually called “COM X”, where “X” is a number.▪ If installation is done and operational, a green box is displayed above the Start and Stopbuttons in the GUI Overview page. A red box shows a malfunction communication, in which case close the program, upload again and start again.o When user wants to turn OFF the application, user has to click on “Stop” before closing thewindows (none application can be shut down before closing the communication with the Arduino board).3.2 FeaturesMonitoring Panel3.2.1o BTF3xxxEJ color control has three possible states: . FA indicates STATUS is latched. o If BTF3xxxEJ operates normally, Vstatus should appear in green.o If BTF3xxxEJ is latched, Vstatus appears in red. Status needs to be reset by pressing S2 or viaAlternative command page.Control Panel3.2.2o Buttons ON and OFF allow user to switch ON and OFF BTF3xxxEJ in continuous mode.Start/Stop the connection µC CommunicationBTF3XXXEJ color controlVstatuso Button “Pulse” create s a manageable pulse on BTF3xxxEJ.▪User can create a pulse with period control▪Ending Action defines if the device is left ON or OFF after the pulses.▪Duration of ON pulse is adjusted with “Positive width” value▪Duration of OFF pulse is adjusted with “Negative width” valueo Button PWM allows user to manage dutycyle and frequency.Alternative Command3.2.3o Button Reset Status reset the Status and the function I_lim triggero Button Reset Trigger reset the function I_lim trigger onlyo Button ENABLE switches ON or OFF the enable pin.Turn ON/OFFContinuous modePulse modePWM mode4 Board connectors description 4.1 Power connectors4.2 ARDUINO/XMC1100 connectors 4.2.1Connector SV14.2.2Connector SV2Connector SV3 4.2.34.2.4Connector SV44.3 Test points5 Schematic6 B.O.M.7 Board Layout 7.1 TOP7.2 BOTTOM7.3 MECHANICAL VIEWRevision History: V1.0Trademarks of Infineon Technologies AGAURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI -POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my -d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO -SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™. Trademarks updated August 2015Other TrademarksAll referenced product or service names and trademarks are the property of their respective owners.Edition <2016-07-19>AppNote NumberPublished by Infineon Technologies France SAS 13610 Le Puy-Sainte-Réparade France © 2018 Infineon Technologies AG. All Rights Reserved. Do you have a question about this document? Email: ******************** Document reference IMPORTANT NOTICEThe information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ( ).WARNINGSDue to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.。
开发板用户手册
开发板用户手册是一本详细介绍开发板使用方法和功能的手册。
它通常由开发板的制造商提供,用于帮助用户快速上手并了解开发板的各项功能和特性。
开发板用户手册通常包括以下内容:
1. 开发板概述:介绍开发板的基本信息,如型号、尺寸、主要组件等。
2. 开发板硬件说明:详细描述开发板的硬件组成,包括处理器、存储器、接口、扩展槽等。
3. 开发环境配置:指导用户如何正确配置开发环境,包括安装和配置开发工具、驱动程序等。
4. 开发板连接与电源配置:介绍如何正确连接开发板和其他设备,并给出电源配置建议。
5. 开发板操作指南:详细说明开发板的各项操作方法,如开机、关机、重启、调试等。
6. 开发板接口与扩展说明:介绍开发板的各种接口和扩展槽,以及如何通过这些接口和扩展槽扩展开发板功能。
7. 开发板软件开发指南:提供软件开发的相关指导,包括编程语言、开发工具、示例代码等。
8. 常见问题解答:列出一些用户常见的问题,并提供相应的解决方法。
开发板用户手册是开发板的重要参考资料,通过仔细阅读用户手册,用户可以更好地了解和使用开发板,实现自己的开发目标。
开发板用户手册(原创实用版)目录1.开发板简介2.开发板硬件配置3.软件开发环境搭建4.编程实例与实践5.常见问题与解决方案6.技术支持与资源正文一、开发板简介开发板是一种集成了微处理器、存储器、输入输出接口等多种功能于一体的电子设备,主要用于软件开发和硬件调试。
本手册所介绍的开发板具有强大的功能和易用的接口,是开发者和制造商理想的选择。
二、开发板硬件配置1.微处理器:开发板搭载了高性能的微处理器,支持多任务处理和硬件加速。
2.存储器:开发板内置了大容量的存储器,可用于存储程序代码和数据。
3.输入输出接口:开发板提供了多种输入输出接口,如串口、并口、USB 等,方便连接各种外设。
4.通信接口:开发板支持多种通信协议,如 TCP/IP、UDP 等,便于实现网络通信功能。
5.扩展接口:开发板提供了可扩展接口,用户可以根据需要添加外部设备。
三、软件开发环境搭建1.安装开发板驱动:在使用开发板之前,需要先安装相应的驱动程序,以确保开发板与计算机之间的通信顺畅。
2.选择编程语言:开发板支持多种编程语言,如 C、C++、Python 等,用户可以根据自己的需求选择合适的编程语言。
3.配置编译器:根据所选编程语言,配置相应的编译器,确保编译器能够正确识别开发板的硬件接口。
4.下载程序:将编写好的程序通过串口或者其他通信接口下载到开发板上,开始实际运行。
四、编程实例与实践本部分将通过具体的编程实例,介绍如何使用开发板实现各种功能,如 LED 闪烁、按键控制、通信协议等。
五、常见问题与解决方案在使用开发板的过程中,可能会遇到一些常见的问题,如无法下载程序、通信异常等。
本部分将针对这些问题提供相应的解决方案。
六、技术支持与资源1.技术支持:开发板厂商提供免费的技术支持服务,用户可以在官方网站上查询联系方式。
2.学习资源:厂商提供了丰富的学习资源,如用户手册、编程指南、案例教程等,帮助用户快速掌握开发板的使用技巧。
通过以上介绍,相信您已经对开发板有了全面的了解。
开发板用户手册摘要:一、概述二、产品特点三、硬件配置四、软件环境五、使用教程六、常见问题及解决方案七、售后服务八、注意事项正文:一、概述开发板用户手册旨在为您提供一款强大且实用的开发工具。
本手册包含了开发板的所有相关信息,包括产品特点、硬件配置、软件环境、使用教程等,以帮助您更好地了解和使用这款开发板。
请您仔细阅读本手册,以便更好地发挥开发板的功能。
二、产品特点1.高性能:开发板采用高性能的处理器,可满足各种复杂项目的需求。
2.丰富的接口:具备各类常用接口,如USB、HDMI、以太网等,方便与其他设备连接。
3.稳定性:经过严格测试,确保在各种环境下保持稳定运行。
4.开源:提供完整的源代码,便于用户进行二次开发和定制。
三、硬件配置1.处理器:采用某知名品牌高性能处理器。
2.内存:标配适量内存,可根据需求进行扩展。
3.存储:提供内置存储空间,支持外接存储设备。
4.显示屏:配备高清显示屏,支持多种显示接口。
四、软件环境1.操作系统:预装某主流操作系统,支持多种编程语言。
2.开发工具:提供配套的开发工具,如IDE、编译器等。
3.应用软件:内置常用应用软件,如办公、娱乐等。
五、使用教程1.安装操作系统:根据说明书安装操作系统及相关驱动。
2.配置网络:连接网络,确保开发板正常上网。
3.安装开发工具:根据说明书安装开发工具及相关插件。
4.编写代码:使用开发工具编写代码。
5.编译调试:编译代码并调试,确保程序正常运行。
6.烧录:将编译好的程序烧录至开发板。
六、常见问题及解决方案1.无法连接网络:检查网络线缆、路由器设置等,确保网络正常。
2.程序无法运行:检查代码编写是否正确,调试程序。
3.烧录失败:检查烧录器及连接线,重新烧录。
七、售后服务1.保修期限:按照产品保修政策提供售后服务。
2.技术支持:提供在线技术支持,解答用户在使用过程中遇到的问题。
3.配件更换:在保修期内,如需更换配件,免费提供相应配件。
八、注意事项1.请勿将开发板置于潮湿、高温、灰尘密集的环境中。
奋斗版STM32开发板V3.0的硬件说明1. 供电电路:AMS1117-3.3输入+5V,提供3.3V的固定电压输出,为了降低电磁干扰,C1-C5为CPU 提供BANK电源(VCC:P50、P75、P100、P28、P11 GND:P49、P74、P99、P27、P10)滤波。
CPU的模拟输入电源供电脚VDDA(P22)通过L1 22uH的电感与+3.3V VDD电压连接,CPU的模拟地VSSA(P19)及VREF-(P20)通过R1 0欧电阻与GND连接。
VREF+(P21)采用VDDA(P22)电源基准。
AMS1117-2.5输入+5V,提供2.5V的固定电压输出,为MP3电路VS1003提供所需的电压。
为RTC的备份电源采用V1 3.3V锂离子片状电池。
2. 启动方式设置:Boot1—Boot0(P37,P94): x0: 内部程序存储区启动01:系统存储区启动(为异步通信ISP编程方式)在此将BOOT1始终设置为0, BOOT0为可变的状态,在正常模式下将其置为0,在ISP 编程时将其置为1。
用JP1跳线块设置,开路为ISP模式,短路为正常运行模式。
3. 时钟源电路:外部晶体/陶瓷谐振器(HSE)(P12、P13):B1:8MHz晶体谐振器,C8,C9谐振电容选择10P。
系统的时钟经过PLL模块将时钟提高到72MHz。
低速外部时钟源(LSE)(P8、P9):B2: 32.768KHz晶体谐振器。
C10,C11谐振电容选择10P。
注意:根据ST公司的推荐, B2要采用电容负载为6P的晶振,否则有可能会出现停振的现象。
4. SPI存储电路:D2 SST25VF016B(2M Bytes)CPU采用SPI1端口PA7-SPI1-MOSI(P32)、PA6-SPI1-MISO (P31)、PA5-SPI1-SCK(P30)、PC4-SPI1-CS2(P33)控制读写访问, SPI1地址:0x4000 3800 - 0x4000 3BFF5. 显示及触摸接口模块:显示器采用2.4” TFT320X240LCD(控制器ILI9325), 采用CPU的FSMC功能,LCD片选CS采用FSMC_NE1(P88),FSMC_A16(P58)作为LCD的RS选择,FSMC_nWE(P86)作为LCD的/WR, FSMC_nOE(P85)作为LCD的/RD, LCD的RESET脚用CPU的PE1(P98)(LCD-RST),FSMC_D0---FSMC_D15和LCD的D1-D8 D10-D17相互连接,触摸屏接口采用SPI1接口,片选为PB7-SPI1-CS3,由于LCD背光采用恒流源芯片PT4101控制,采用了PWM控制信号控制背光的明暗, PWM信号由PD13-LIGHT-PWM来控制。
1Features•Interfaces Directly to Instrument Hardware–Keyboard Velocity Scanner (Up to 88Keys,64µs Time Accuracy,Log Timescale)–Switch Scanner (Up to 176Switches)–LED Display Controller (Up to 88LEDs)–Slider Scanner (Built-in ADC,Up to 16Sliders)–LCD Display (8-bit Interface)•Crisp Musical Response–45MHz Built-in 16-bit Microcontroller–Interface with Keyboard/Switches through Built-in Shared Memory •High-quality Sound–64-slot Digital Sound Synthesizer/Processor–Multi-algorithm:PCM with Dynamic LP Filter,FM,Delay Lines for Effects,Equalizer,Surround,Digital Audio-in Processing –Compatible with SAM97xx Sounds and Firmware –44.1kHz Sampling Rate–Up to 16MB x 16ROM/RAM for Firmware,Orchestration and PCM Data –Up to 4Channels Audio-out,2Channels Audio-in •Top Technology–144-lead TQFP Space-saving Package–Single 11.2896MHz Crystal Operation,Built-in PLL Minimizes RFI •Available Soundbanks for General Midi ®(GM)(1)or High-quality Piano –CleanWave ®1-Mbyte and 4-Mbyte Sample Sets (Free License)–High-quality 2-Mbyte Piano and Strings Sample Sets–Other Sample Sets Available Under Special Licensing Conditions •Quick Time-to-market–Proven Reliable Synthesis Drivers–In-circuit Emulation with CodeView Debugger for Easy Prototype Development –Built-in External Flash Programming Algorithm,Allows On-board Flash Programming–All Existing SAM97xx Tools Available for Sound and Sound-bank DevelopmentNote:1.General MIDI requires a license from Midi Manufacturers Association.DescriptionThe SAM9753integrates a SAM97xx core (64-slot DSP and 16-bit processor),a 32K x 16RAM,an LCD display interface and a scanner into a single chip,allowing direct connection to velocity-sensitive keyboards,switches,LEDs and sliders.With the addi-tion of a single external ROM or Flash and a stereo DAC,a complete low-cost musical instrument can be built that includes reverb and chorus effects,parametric equalizer,surround effects,orchestrations,pitch-bend and wheel controller,without compromis-ing on sound quality.The SAM9753is packaged in a standard 144-lead TQFP package.2SAM97531774C–DRMSD–06/02Figure 1.Typical Application for the SAM9753Figure 2.SAM9753Block Diagram3SAM97531774C –DRMSD –06/02Table 1.Pin Description by Function4SAM97531774C –DRMSD –06/02Table 1.Pin Description by Function (Continued)5SAM97531774C –DRMSD –06/02decoupling is 100nF at each corner of the IC with an additional 10µF bulk capacitor close to the X1,X2pins.2.The LCD display interface signals are controlled by firmware,therefore,their timing relationship is determined by firmwareonly.3.The SAM9753connects to a variety of stereo DACs or Codecs from 16to 20bits,with Japanese or I 2S format.This includesAD1857JRS,PCM1718,PCM3001,TDA1305,TDA1543,TDA1545,TDA1311.When Japanese format is used,only 16bits is supported without external circuitry.Table 1.Pin Description by Function (Continued)6SAM97531774C –DRMSD –06/02Table 2.Pinout by Pin Number7SAM97531774C –DRMSD –06/02Absolute Maximum RatingsRecommended Operating ConditionsDC CharacteristicsNotes:1.I OL :Low-level output current.2.I OH :High-level output current.Table 3.Absolute Maximum Ratings (All Voltages with Respect to 0V,GND =0V)Table 5.DC Characteristics (T =25°C,V =5V ±10%,V =3.3V ±10%)8SAM97531774C –DRMSD –06/02Product OverviewThe SAM9753is part of a new generation of integrated solutions for electronic musical instruments.The device includes all key circuitry on a single silicon chip:sound synthe-sizer/processor,16-bit control processor,interface with keyboards,switches,sliders,LEDs,LCD display,etc.The synthesis/sound processing core of the SAM9753is taken from the SAM97xx series,the quality of which has already been demonstrated through dozens of different musical products:electronic pianos,home keyboards,professional keyboards,classical organs and sound expanders.The maximum polyphony is 64voices without effects.A typical application is 38-voice polyphony with reverb,chorus,4-band equalizer and surround.The SAM9753is directly compatible with most available musical keyboards.This includes configuration options for spring-or rubber-type contacts and for common anode-or common cathode-type matrices.A 64µs timing accuracy for velocity detec-tion provides a very reliable dynamic response even with low-cost unweighted keyboards.The time between contacts is coded with 256steps on a logarithmic time scale,then converted by software to a 128-step MIDI scale according to the type of key-board and selected keyboard sensitivity.The SAM9753can handle directly up to 176switches.Switches,organized in matrix form,require only a serial diode.Up to 88LEDs can be directly controlled by the SAM9753in a time-multiplexed way.Additional LEDs can be connected through addi-tional external shift registers using the GPIO lines (general-purpose I/O lines)of the SAM9753.The built-in analog-to-digital converter of the SAM9753allows connection of continuous controllers like pitch-bend wheel,modulation,volume sliders,tempo sliders,etc.Up to 16sliders can be connected.The SAM9753can be directly connected to most LCD displays through an 8-bit dedi-cated data bus and three control signals.Configuration options allow the SAM9753to cover a wide range of musical products,from the lowest-cost keyboard to the high-range digital piano,thanks to flexible memory and I/O organization:built-in 64K bytes of RAM and up to 32M bytes of external memory for firmware,orchestration and PCM data.The external memory can be ROM,RAM or Flash.Memory types can be mixed,but for most applications there is no need for exter-nal RAM memory as the built-in 64K bytes of RAM is enough to handle firmware variables and reverb delay lines.External Flash memory can be programmed on-board from a host processor through the SAM9753.The SAM9753operates from a single 11.2896MHz crystal.A built-in PLL raises the fre-quency to 45.2MHz for internal processing.This allows radio frequency interference (RFI)to be minimized,making it easier to comply with FCC,CSA and CE standards.A power-down feature is also included which can be controlled externally (PDWN pin).This makes the SAM9753very suitable for battery-operated instruments.The SAM9753was designed with a rapid time-to-market in mind.The SAM9753product development program includes key features to minimize product development efforts:•Specialized debug interface,allowing on-target software development with a source code “CodeView ”debugger•Standard sound generation/processing firmware •Standard orchestration firmware•Windows ®tools for sounds,soundbanks and orchestration developments •Standard soundbanks•Strong technical support available directly from Dream ®9SAM97531774C –DRMSD –06/02Architectural OverviewThe highly integrated architecture from SAM9753combines a specialized high-perfor-mance RISC-based digital signal processor (DSP)and a general-purpose 16-bit CISC-based control processor (P16).An on-chip memory management unit (MMU)allows the DSP and the control processor to share an internal 32K x 16RAM as well as external ROM and/or RAM memory devices.An intelligent peripheral I/O interface function han-dles other I/O interfaces,such as the on-chip MIDI UART and three timers,with minimum intervention from the control processor.A keyboard/switches/sliders/LEDs autonomous scanning interface handles the specific musical instrument peripherals,including accurate keyboard velocity detection and communicates with the control pro-cessor through a dedicated 128x 16dual-port RAM.An LCD display interface allows direct connection to common LCD displays.DSP EngineThe DSP engine operates on a frame-timing basis with the frame subdivided into 64process slots.Each process is itself divided into 16micro-instructions known as algo-rithms.Up to 32DSP algorithms can be stored on-chip in the Alg RAM memory,allowing the device to be programmed for a number of audio signal generation/process-ing applications.The DSP engine is capable of generating 64simultaneous voices using algorithms such as wavetable synthesis with interpolation,alternate loop and 24dB resonant filtering for each voice.Slots may be linked together (ML RAM)to allow implementation of more complex synthesis algorithms.A typical musical instrument application will use a little more than half the capacity of the DSP engine for synthesis,thus providing state-of-the-art 38-voice synthesis polyphony.The remaining processing power may be used for typical functions such as reverbera-tion,chorus,surround effect,equalizer,etc.Frequently-accessed DSP parameter data are stored into five banks of on-chip RAM memory.Sample data or delay lines that are accessed relatively infrequently are stored in external ROM,or in the built-in 32K x 16RAM.The combination of localized micro-program memory and localized parameter data allows micro-instructions to execute in 22ns (45MIPS).Separate buses from each of the on-chip parameter RAM memory banks allow highly parallel data movement to increase the effectiveness of each micro-instruction.With this architecture,a single micro-instruction can accomplish up to six simultaneous operations (add,multiply,load,store,etc.),providing a potential through-put of 270million operations per second (MOPS).P16Control Processor and I/O FunctionsThe P16control processor is a general-purpose 16-bit CISC processor core,which runs from external memory.A debug ROM is included on-chip for easy development of firm-ware directly on the target system.This ROM also contains the necessary code to directly program externally connected Flash memory.The P16includes 256words of local RAM data memory for use as registers,scratchpad data and stack.The P16control processor writes to the parameter RAM blocks within the DSP core in order to control the synthesis process.In a typical application,the P16control processor parses and interprets incoming commands from the MIDI UART or from the scanning interface and then controls the DSP by writing into the parameter RAM banks in the DSP core.Slowly changing synthesis functions,such as LFOs,are implemented in the P16control processor by periodically updating the DSP parameter RAM variables.The P16control processor interfaces with other peripheral devices,such as the system control and status registers,the on-chip MIDI UART,the on-chip timers and the scan-ning interface through specialized “intelligent ”peripheral I/O logic.This I/O logic10SAM97531774C –DRMSD –06/02automates many of the system I/O transfers to minimize the amount of overhead pro-cessing required from the P16.Memory Management Unit (MMU)The Memory Management Unit (MMU)block allows external ROM and/or RAM memory resources to be shared between the synthesis/DSP and the P16control processor.This allows a single ROM device to serve as sample memory storage for the DSP and as program storage for the P16control processor.An internal 32K x 16RAM is also con-nected to the MMU,allowing RAM resources to be shared between the DSP for delay lines and the P16for program data.Scanning InterfaceThe scanning interface consists of hardwired logic.It time-multiplexes keyboards,switches and LED connections,thus minimizing the amount of wiring required.It com-municates with the P16through an 128x 16dual-port RAM and a few control registers.When a new incoming event is detected,such as key-on,key-off or switch change,the scanning interface will notify the P16by indicating the type of event.The P16then sim-ply reads the dual-port RAM to get the corresponding parameter,such as velocity or switch status.Conversely,the P16simply writes into the dual-port RAM the LED states to be displayed and the scanning interface will then take care of time-multiplexing the display.The scanning interface uses an unique key velocity detect scheme with a pseudo-loga-rithmic time scale.This allows velocities to be accurately detected,even when keyboard keys are pressed very softly.Finally,a built-in 8-bit analog-to-digital converter (ADC)allows the connection of up to 16continuous controllers through external analog multiplexers such as the 4051.LCD Display InterfaceThe LCD display interface uses a dedicated bi-directional data bus (DB0-DB7),an instruction/data control (RS),a read/write signal (R/W)and an enable signal (E).Built-in features are included to accommodate even the slowest LCD displays.Flash ProgrammingThe SAM9753enables Flash memory programming in three different ways:•Blank Flash programming is done by the debug interface.This mode is very slow and should be reserved for the initial boot sector programming.•Program update.All the Flash content can be re-programmed.The SAM9753cannot play music during the Flash erase and programming.A specific firmware is used to program Flash with the DSP .•Parameter update,e.g.,in keyboard applications,backup parameter and sequencer song.If the Flash enables concurrent read while program/erase,it is possible to backup parameters in the upper memory plane while the microprocessor firmware is running on the lower plane.The SAM9753cannot play music during the parameter backup because sound samples are stored in both memory planes.Flash Features • 3.3V or 5V:In case of 3.3V ,the I/O voltage V CC should be supplied by 3.3V and all the external components (MIDI,DAC,…)should be 3.3V •Access time:100ns (for 11.2896MHz crystal)•Bottom boot•Dual plane with concurrent read while program/erase recommended for parameters backup11SAM97531774C –DRMSD –06/02Timing DiagramsAll timings are relative to 11.2896MHz crystal between X1and X2.Figure 3.Scanning (Keyboard,Switches,LEDs and Sliders)Timing DiagramTable 6.Scanning Timing Parameters12SAM97531774C –DRMSD –06/02Figure 4.External ROM,RAM,I/O Timing Diagram13SAM97531774C –DRMSD –06/02Figure 5.Digital Audio Timing DiagramFigure 6.Digital Audio FrameTable 8.Digital Audio Timing Parameters14SAM97531774C –DRMSD –06/02CrystalCompensation and LFT FilterFigure 7.Recommended Crystal Compensation and LFT Filter (1),(2),(3),(4)Notes:1.All GND pins should be connected to GND plane below IC.2.All VCC pins should be connected to VCC plane below IC.3.X1,C1,C2,C3,C4,R1connections should be short and shielded.The GND returnfrom C1,C4,C3,should be the GND plane from SAM9753.4.0.1µF decoupling caps should be placed at each corner of the IC.An additional 10µF capacitor should be placed close to X1.15SAM97531774C –DRMSD –06/02Reference DesignFigure 8.Typical Keyboard,Switch,LED and SliderConnections16SAM97531774C –DRMSD –06/02SAM9753OperationThe reader is assumed to be familiar with the functioning of the SAM97xx series.Refer to the SAM9707product development kit “prgdvkit.pdf ”document.This document can be obtained under special conditions from Atmel.This section describes operation and registers specific to SAM9753.Memory MappingI/O MappingThe I/O Mapping Table refers to the SAM9707product development kit “prgdvkit.pdf ”available from Atmel.LCD InterfaceThe SAM9753can be directly connected to most LCD displays.The SAM9753provides an 8-bit data bus (DB0-DB7)and three output control pins RS,RW and ENB.All the LCD pins are controlled by I/O access ADD OAH.The I/O reads only the 8-bit data bus.The I/O writes into the 11-bit LCD_Reg.Refer to Table 11and Table 12.Table 11.LCD Interface17SAM97531774C –DRMSD –06/02Keyboard Configuration RegisterThe configuration register allows the user to work with a variety of keyboards.This write-only 2-bit register is mapped to the address OBH in the I/O space.Reg[0]=contact type0for rubber type contact 1for spring type contactReg[1]=diode wiring0for common anode wiring 1for common cathode wiringThe default configuration (power-up)is common anode (Reg[1]=0)and rubber contact (Reg[0]=0)which corresponds to most popular keyboards.Scanning InterfaceThe SAM9753has built-in specialized hardware that allows the following functions:•Scanning of up to 88keys from an external keyboard,with key-on and key-off velocity measurement (time between contacts)•Scanning of up to 176switches •Time multiplex control of up to 88LEDs•Analog-to-digital conversion of up to 16analog sourcesThe P16interfaces with the scanning using a three-address port located at 0CH to 0EH in the I/O mapping.This port enables access to the keyboard RAM.This 128x 11RAM is mapped as shown in Table 13.Keyboard Status (I/O address OCH read-only)D[7]KRQ flag =1indicates that a key-on or key-off has been detected and that the P16service is requested.This flag is automatically cleared by writing to data H for the detected key.Table 13.Keyboard RAM Mapping18SAM97531774C –DRMSD –06/02D[6:0]specifies which keyboard key is requesting the service,valid only if KRQ flag =1.Key number ranges from 0to 87.RAM Address(I/O address OCH write-only)D[6:0]RAM address css D[7]don't care“i ”refers to the MKi or BRi signal number that ranges from 0to 10.For example,the information regarding the key at ROW3,column MK5/BR5,is found at RAM address 8*5+3=43.The scanning hardware cycles the ROW[2:0]signals from 0to 7to the output pins in 45µs (5.7µs per row).If the alternate function ROW3is not used,then the switch status and ADC value information are aliased (data from 68H to 6FH =data from 60H to 6FH,data from 78H to 7FH =data from 70H to 77H).19SAM97531774C –DRMSD –06/02RAM DataDataL[7:0]I/O address ODH,Data[7:0]DataH[2:0]I/O address OEH,Data[10:8]DataH[7:3]don't care•Key Velocity and Status:–SRQ:If 1,indicates that the velocity detection is complete and that this key requests attention from the P16.In this case BUSY =0,ON and TIME hold valid information.–ON:1indicates key-on,0indicates key-off.Valid only if SRQ =1.–BUSY:Used internally by the scanning hardware,indicates “velocity detection in progress ”.–TIME:From 0to 255,valid only if SRQ =1,indicates the time between contacts in multiples of 45µs.Set to 255if the time is greater or equal to 256*45µs.•LED Data:The P16should write to these locations the MK information which should appear to the MK[10:0]pins at ROW[2:0]time.•Switch Data:These fields hold the BR information read from the BR[10:0]pins at ROW[3:0]time.•ADC Status:These fields represent the analog voltage at VIN pin at ROW[3:0]time,from 0(VIN =VREFN)to 0FFH (VIN =VREFP).Table 15.Scanning RAM Data Format20SAM97531774C –DRMSD –06/02GPIOThe pins GPIO[3:0]in normal mode are controlled by the SAM97xx configuration and control/status registers (refer to prgdvkit.pdf).The SAM9753additional GPIO control/status register controls GPIO[3:0]alternate mode and GPIO4normal and alternate mode.The GPIO register is located at address 0xF in the I/O mapping.Note:1.In alternate output mode,GPIO0=ROW3.Refer to description of pins ROW0-ROW2in Table 1.Note:1.In alternate output mode,GPIO1=Refer to description of pin in Table 1.Note:1.In alternate output mode,GPIO2is configured as input and assumed as DBCLK(SAM9753_GPIO[0]).Table 16.GPIO MappingTable 17.GPIO0Table 18.GPIO1Table 19.GPIO221SAM97531774C –DRMSD –06/02Note:1.In alternate output mode,GPIO3is configured as output and GPIO3=DBACK(SAM9753_GPIO_reg[1]).Note:1.In alternate mode,GPIO4is used for serial debug data:In input,SAM9753_GPIO[2](DBIN)=GPIO4In output,GPIO4=SAM9753_GPIO_Reg[2](DBOUT).Table 20.GPIO322SAM97531774C –DRMSD –06/02Mechanical DimensionsFigure 9.144-lead TQFP Package DrawingTable 22.144-lead TQFP Package Dimensions (in millimeters)on recycled paper.©Atmel Corporation 2002.Atmel Corporation makes no warranty for the use of its products,other than those expressly contained in the Company ’s standard warranty which is detailed in Atmel ’s Terms and Conditions located on the Company ’s web site.The Company assumes no responsibility for any errors which may appear in this document,reserves the right to change devices or specifications detailed herein at any time without notice,and does not make any commitment to update the information contained herein.No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products,expressly or by implication.Atmel ’s products are not authorized for use as critical components in life support devices or systems.Atmel HeadquartersAtmel OperationsCorporate Headquarters2325Orchard Parkway San Jose,CA 95131TEL 1(408)441-0311FAX 1(408)487-2600EuropeAtmel SarlRoute des Arsenaux 41Case Postale 80CH-1705Fribourg SwitzerlandTEL (41)26-426-5555FAX (41)26-426-5500AsiaRoom 1219Chinachem Golden Plaza 77Mody Road Tsimhatsui East Kowloon Hong KongTEL (852)2721-9778FAX (852)2722-1369Japan9F,Tonetsu Shinkawa Bldg.1-24-8ShinkawaChuo-ku,Tokyo 104-0033JapanTEL (81)3-3523-3551FAX (81)3-3523-7581Memory2325Orchard Parkway San Jose,CA 95131TEL 1(408)441-0311FAX 1(408)436-4314Microcontrollers2325Orchard Parkway San Jose,CA 95131TEL 1(408)441-0311FAX 1(408)436-4314La Chantrerie BP 7060244306Nantes Cedex 3,France TEL (33)2-40-18-18-18FAX (33)2-40-18-19-60ASIC/ASSP/Smart CardsZone Industrielle13106Rousset Cedex,France TEL (33)4-42-53-60-00FAX (33)4-42-53-60-011150East Cheyenne Mtn.Blvd.Colorado Springs,CO 80906TEL 1(719)576-3300FAX 1(719)540-1759Scottish Enterprise Technology Park Maxwell BuildingEast Kilbride G750QR,Scotland TEL (44)1355-803-000FAX (44)1355-242-743RF/AutomotiveTheresienstrasse 2Postfach 353574025Heilbronn,Germany TEL (49)71-31-67-0FAX (49)71-31-67-23401150East Cheyenne Mtn.Blvd.Colorado Springs,CO 80906TEL 1(719)576-3300FAX 1(719)540-1759Biometrics/Imaging/Hi-Rel MPU/High Speed Converters/RF DatacomAvenue de Rochepleine BP 12338521Saint-Egreve Cedex,France TEL (33)4-76-58-30-00FAX (33)4-76-58-34-80e-mailliterature@Web Site1774C –DRMSD –06/020MATMEL ®and Dream ®are the registered trademarks of Atmel;CleanWave ™is the trademark of Atmel.Windows ®is the registered trademark of Microsoft Corporation.General MIDI ®is the registered trademark of Midi Manufacturers Association.Other terms and product names may be the trademarks of others.。
51单片机开发板接口使用说明首先如果电脑有并口的用户安装光盘目录下“下载线软件与说明”文件夹里的SLISP并口下载软件文件夹里有使用说明安装后进行单片机程序的烧写。
本实验板配套的芯片中发货前均已烧写进实验板测试程序你拿到实验板接通电源后测试程序就会运行具体运行情况为显示8个LED灯依次亮灭,同时继电器和蜂鸣器也会动作,再是8个数码管从0显示到F, 如此反复运行。
(如过测试期间数码管从左数第三位有微弱闪动属正常情况只需拔掉红外接收头右边的JPJS跳线即可消除此现象)(注意不要插1602LCD 测试程序不包含1602LCD测试)1602LCD(绿屏黑字) 与主板相连接时注意靠右侧第一脚对齐也就是说实验板上16PIN 1602LCD座左侧空2个脚,这空下来的2个脚是用于背光接线的。
绿屏液晶的引脚顺序是14、13、12、11、10、9、8、7、6、5、4、3、2、1、15、16 如图1602LCD(蓝屏白字)的16个脚直接按下图插入即可,1602LCD(蓝屏白字)引脚顺序如图从左至右是1、2、3、4、5、6、7、8、9、10、11、12、13、14、15、16;***************************************************************************************** ;关于四组IO口跳针的说明:;*****************************************************************************************1、单片机使用时锁紧的方向是向下,不要插反掉,否则可能造成单片机的永久损坏2、P0口P0口基本上和单片机的P0口并行排列,在PCB上应有标识符P0。
P0口主要用于控制数码管的8段选码(即P0.0-P0.7依次对应a,b,c,d,e,f,g,dp)。
同时P0口还用来作为1602和12864液晶的数据线(即P0.0-P0.7依次对应两种液晶的7-14脚DB0-DB7).具体可以见光盘中的原理图和配送的A3图纸。
开发板用户手册(实用版)目录1.开发板简介2.开发板硬件3.软件开发环境4.使用教程5.常见问题与解答6.技术支持与资源正文【开发板简介】开发板是一种集成了处理器、存储器、输入/输出接口等多种功能于一体的计算机硬件平台,它可以用于开发和测试各种应用程序和系统。
本手册主要介绍一款功能强大、易于使用的开发板,帮助用户快速掌握开发板的使用方法,从而实现各种创新应用。
【开发板硬件】本开发板采用了高性能的处理器,具有强大的数据处理能力。
内存方面,配备了足够的存储空间,可满足各种复杂应用程序的需求。
此外,开发板上还提供了丰富的输入/输出接口,便于用户连接各种外设。
【软件开发环境】为了方便用户进行软件开发,我们提供了一套完整的软件开发环境,包括编译器、调试器、仿真器等工具。
用户可以在这个环境中轻松地编写、调试和运行程序。
【使用教程】本手册提供了详细的使用教程,包括如何安装软件开发环境、如何编写和运行程序等内容。
通过学习这些教程,用户可以快速上手,掌握开发板的使用方法。
【常见问题与解答】在使用开发板的过程中,可能会遇到一些问题。
本手册收集了一些常见问题,并提供了相应的解答,以帮助用户解决问题。
【技术支持与资源】为了更好地服务用户,我们提供了全面的技术支持,包括在线帮助、电话支持等。
此外,我们还提供了丰富的学习资源,如教程、案例、开发工具等,以帮助用户提高开发技能,实现更多的创新应用。
总之,本开发板为用户提供了一个强大的硬件平台和便捷的软件开发环境,用户可以充分利用这些资源,实现自己的创意和需求。
DreamBuilder-J 配置指南V3.1北京中油瑞飞信息技术有限责任公司文档修订历史文档修订历史 (2)1概述 (5)1.1文档目的 (5)1.2术语和缩写 (5)2构建集成开发环境 (5)2.1环境说明 (5)2.2构建环境 (6)2.3验证环境 (7)2.4Troubleshooting (8)2.4.1eclipse 无法启动 (8)3ePlanet平台的更新 (9)3.1DreamBuilder插件更新 (9)3.2Jar包更新 (9)3.3组件更新 (10)4服务调用 (22)4.1UserToken的传递 (22)5Config目录 (10)5.1dbConfig.properties (10)5.2dft_cfg.xml (11)5.2.1MVC (11)5.2.2应用服务IP和应用名的对应 (11)5.2.3Service (11)6权限管理 (12)6.1配置流程 (12)6.2功能管理 (12)6.3菜单管理 (13)6.3.1新增、编辑、删除菜单 (13)6.3.2菜单关联功能 (14)6.4角色管理 (15)6.4.1编辑角色 (15)6.4.2关联功能 (15)6.4.3关联用户 (16)6.5角色分配 (16)6.5.1用户列表 (16)6.5.2可分配的角色列表 (16)6.5.3增删可分配角色 (17)6.6用户管理 (18)6.6.1编辑用户 (18)6.6.2关联角色 (18)6.7业务验证 (18)6.8数据权限 (19)6.8.1概述 (19)6.8.2数据权限定义 (20)6.9刷新缓存 (22)7服务设计........................................................................ 错误!未定义书签。
7.1描述 ............................................................................ 错误!未定义书签。
DreamⅠ使用手册★性能特色★·主板采用SMT工艺生产,全优质贴片电阻、电容焊接,美观+实用+质量。
·为主板配有底座,保护主板。
使用更安全、放心。
·外接电源接口和USB供电接口,多种供电选择。
·标准10PinISP程序下载接口,直接程序下载,硬件仿真,无需另购编程器。
方便+省时+省钱。
·外扩I/O口,方便使用。
·为主板配备丰富的实验例程,详细的程序说明。
★产品配置★一.主板配置1.MCU:AT89S52,工作频率11.0592MHZ。
2.LED:四位八段数码管+流水灯<8×L ED)+一个串口通信指示灯+一个电源指示灯。
3.LCD:支持12864和1602液晶模块。
4.按键:4*4矩阵键盘,四个中断按键,一个手动复位按键和一个带自锁功能的电源开关按键。
5.蜂鸣器:可以作为报警器或播放音乐。
6.I2C:24C02,4K存储空间。
7.温度传感器:18B20,实时的温度监控。
8.红外接收头:可以在数码管或液晶上显示接收到的红外数据或者红外数据的解码结果。
9.串口:MAX232采用优质贴片电阻和贴片胆电容,性能稳定。
10.程序下载端口:标准10PinISP程序下载接口。
11.I/O口:I/O口全部全部用排针外扩并标识,方便扩展用。
12.两个电源接口:一个USB供电口和一个外接电源接口。
二.主板附件1.五伏外接电源:可以直接从220伏电源为实验板供电。
1.USB线:可以从电脑主机为实验板供电。
3.串口线:1.5M优质双母头串口线,可以用于实验板与PC机之间的通信实验。
4.ISP下载线:该线采用SMT工艺制作,性能稳定。
5.遥控板:用红外发射管<广发射角)可以模拟遥控器。
6.学习光盘:内含丰富的实验例程、实验软件和常用资料查找网站。
★基本实验例程★★实验准备工作★先将单片机AT89S52插到实验板拉杆插槽并锁紧;然后将ISP下载线的一段接到电脑主机并口,另一端插入实验板的程序下载槽;再用配送的USB线一段接到电脑USB接口另一端接到实验板USB电源接口,也可用五伏外接电源为实验板供电。
DreamboxDM500中文说明书龙的卫视网站 搜集Dreambox DM 500-S/C/T,中文说明书使用手册DVB免费/加密数字接收机通讯端口智能卡槽LINUX 操作系统1.目录备注:Dreambox DM 500 符合欧洲的全部CE标准版本: November 2005.软件号: Release 1.09内容变化不再通知2.外观Dreambox DM 500-S/C/T,中文说明书使用手册DVB免费/加密数字接收机通讯端口智能卡槽LINUX 操作系统1.目录备注:Dreambox DM 500 符合欧洲的全部CE标准版本: November 2005.软件号: Release 1.09内容变化不再通知2.外观3. 前面板说明3.1 智能卡读卡器插入你的梦幻智能卡,金属面位置朝下和向前的进入智能卡读卡器。
梦幻卡是梦幻多媒体公司的注册商标。
3.2 待机灯如果Dreambox进入待机状态,待机灯亮起红色。
开机后,灯会变成绿色。
3.3 遥控灯当DM接收到遥控信号时,遥控灯就会亮起。
3.4 待机开关这个按钮用来切换开机和待机状态。
4. 后面板说明4.1 天线输入(DM 500-C/T)把天线电缆接到这里。
4.2 天线输出(DM 500-C/T)可将电视机或者VCR接到这里4.3 LNB 输入 (DM 500-S)从LNB过来的同轴电缆接到这里4.4 LNB 输出 (DM 500-S)你可以接一个模拟或者数字接收机在这里,记住要关掉Dreambox,接收机才会工作。
4.5 视频输出(FBAS)使用RCA头电缆输出复合视频到电视机或者VCR。
4.6 音频输出–模拟 (莲花头)使用RCA头电缆联结到你的音响功放或者其它音频放大设备。
4.7 串行口 (RS232C, Sub-D, 9-pin)串行口用来升级操作系统,请使用串行空Momem电缆连接。
4.8 电视插连接Dreambox和英式电视机的电缆插口。
EMD电子科技STM32-0.1开发板使用说明书全称:Embedded Development—嵌入式开发Endeavor 努力Make 创造Dream 梦想(0.1版)作者:史保伟EMD电子科技有限公司目录一.硬件部分1.开发板布局 (1)2.功能模块 (1)3.跳线说明 (2)二.驱动安装及程序下载与调试1.安装开发工具Keil4 (2)2.安装程序下载驱动 (11)3.配置开发环境 (12)4.程序的下载与调试 (16)三.例程实验说明1.流水灯 (22)2.按键 (23)3.蜂鸣器 (23)4.LCD液晶 (24)5.时钟芯片 (24)6.EEPROM (25)7.串口 (25)B (26)9.SD卡 (26)10.定时器 (27)11.PWM (27)12.AD转换 (27)13.内部温度 (27)四.后记一.硬件部分1.开发板布局2.模块功能(1)电源电路。
本电源电路输入9-12V电源,得到5V和3.3V 电源。
(2)蜂鸣器电路。
(3)JTAG程序下载接口(4)AD转换电路(5)扩展芯片IO接口(6)BOOT设置电路(7)USB自带程序下载电路(8)USB接口(9)232串口电路(10)实时时钟DS1302电路(11)EEPROM电路(12)按键电路(13)流水灯电路3.跳线说明(1)J2蜂鸣器跳线(2)J10流水灯跳线(3)BOOT0系统启动项跳线(4)BOOT1系统启动项跳线二.驱动安装及程序下载与调试1.安装开发工具keil4(1)首先找到软件所在目录文件夹XXXX,解压文件。
然后安装MDK400的文件,双击安装。
继续点击下一步NEXT。
(2)然后选择安装路径Browse如图(3)点击后改变安装路径。
然后选择要安装的路径。
选择完安装路径之后,输入你的名字和公司名,随便写一个就可以。
(4)继续点击NEXT安装。
等待安装完成。
(5)点击Finish。
至此你的开发环境已经安装完成。
打开界面如图:(6)但是你的软件还是没有破解,为了能正常使用所以教破解之法。
Welcome!Welcome to DreamMapper, the next generation of the SleepMapper app from Philips. Here are a few tips to introduce this exciting new app.Arriving at the pageWhen you first log on to DreamMapper the “Sleep” screen is displayed. The date defaults to the current date. Data is presented in one of three categories: AHI, Usage, and Mask Fit. Usage is the default category. The graph below each category shows the values for a 14-day period that includes the displayed day. The graph highlights the currently-selected day in dark blue.How to navigateChanging the Date: Click the chevronsTo go backward or forward in time, click the chevrons (“<”, “>”) located beside the date. As you change the date, the highlighted bar in the graph reflects the selected date. DreamMapper can show data from any day between your registration date and today.Changing Data CategoriesTo change the category and graph: click the desired categoryTo view your AHI or Mask Fit details click on the label or value for the category. Performing this action also changes the graph.See Additional DetailsTo see more information: Click Show detailsTo see additional details for a specific day click on “Show details”. When clicked the page expand s and additional details are shown. To go back to the original view click “Hide details”.To go back to the simplified view: Click Hide detailsHelpHelp – FAQ sectionSome of this information may be new or unfamiliar to you. By going to the Help menu you can find definitions for all the fields displayed in the FAQ tab in the Help section.Help – Support sectionIf you still have difficulty using DreamMapper, please look under Help-Support to find Philips’ contact information. We want you to love DreamMapper as much as we do.Respironics, Inc.1010 Murry Ridge LaneMurrysville, PA 15668Telephone: 1(855) 699-6276E-mail: ******************************* 1125924 R00RPM 10/20/2015。
ZedBoard(Z ynq™E valuation and D evelopment)Hardware User’s GuideVersion 1.9January 29th, 2013Table of Contents1INTRODUCTION (2)1.1Z YNQ B ANK P IN A SSIGNMENTS (4)2FUNCTIONAL DESCRIPTION (5)2.1A LL P ROGRAMMABLE S O C (5)2.2M EMORY (5)2.2.1DDR3 (5)2.2.2SPI Flash (8)2.2.3SD Card Interface (10)2.3USB (11)2.3.1USB OTG (11)2.3.2USB-to-UART Bridge (11)2.3.3USB-JTAG (12)2.3.4USB circuit protection (13)2.4D ISPLAY AND A UDIO (13)2.4.1HDMI Output (13)2.4.2VGA Connector (16)2.4.3I2S Audio Codec (17)2.4.4OLED (18)2.5C LOCK SOURCES (18)2.6R ESET S OURCES (18)2.6.1Power-on Reset (PS_POR_B) (18)2.6.2Program Push Button Switch (19)2.6.3Processor Subsystem Reset (19)2.7U SER I/O (19)2.7.1User Push Buttons (19)2.7.2User DIP Switches (19)2.7.3User LEDs (20)2.810/100/1000E THERNET PHY (20)2.9E XPANSION H EADERS (21)2.9.1LPC FMC Connector (21)2.9.2Digilent Pmod™ Compatible Headers (2x6) (22)2.9.3Agile Mixed Signaling (AMS) Connector, J2 (23)2.10C ONFIGURATION M ODES (26)2.10.1JTAG (27)2.11P OWER (28)2.11.1Primary Power Input (28)2.11.2On/Off Switch (28)2.11.3Regulators (28)2.11.4Sequencing (29)2.11.5Power Good LED (30)2.11.6Power Estimation (30)2.11.7Testing (31)2.11.8Probes (31)3ZYNQ-7000 AP SOC BANKS (32)3.1Z YNQ-7000AP S O C B ANK V OLTAGES (33)4JUMPER SETTINGS (34)5MECHANICAL (36)1 IntroductionThe ZedBoard is an evaluation and development board based on the Xilinx Zynq TM-7000 All Programmable SoC (AP SoC). Combining a dual Corex-A9 Processing System (PS) with 85,000 Series-7 Programmable Logic (PL) cells, the Zynq-7000 AP SoC can be targeted for broad use in many applications. The ZedBoard’s robust mix of on-board peripherals and expansion capabilities make it an ideal platform for both novice and experienced designers. The features provided by the ZedBoard consist of:·Xilinx® XC7Z020-1CLG484CES Zynq-7000 AP SoCo Primary configuration = QSPI Flasho Auxiliary configuration options§Cascaded JTAG§SD Card·Memoryo512 MB DDR3 (128M x 32)o256 Mb QSPI Flash·Interfaceso USB-JTAG Programming using Digilent SMT1-equivalent circuit§Accesses PL JTAG§PS JTAG pins connected through PS Pmodo10/100/1G Etherneto USB OTG 2.0o SD Cardo USB 2.0 FS USB-UART bridgeo Five Digilent Pmod™ compatible headers (2x6) (1 PS, 4 PL)o One LPC FMCo One AMS Headero Two Reset Buttons (1 PS, 1 PL)o Seven Push Buttons (2 PS, 5 PL)o Eight dip/slide switches (PL)o Nine User LEDs (1 PS, 8 PL)o DONE LED (PL)·On-board Oscillatorso33.333 MHz (PS)o100 MHz (PL)·Display/Audioo HDMI Outputo VGA (12-bit Color)o128x32 OLED Displayo Audio Line-in, Line-out, headphone, microphone·Powero On/Off Switcho12V @ 5A AC/DC regulator·Softwareo ISE® WebPACK Design Softwareo License voucher for ChipScope™ Pro locked to XC7Z020Figure 1 – ZedBoard Block Diagram1.1 Zynq Bank Pin AssignmentsThe following figure shows the Zynq bank pin assignments on the ZedBoard followed by a table that shows the detailed I/O connections.Figure 2 - Zynq Z7020 CLG484 Bank Assignments2 Functional Description2.1 All Programmable SoCThe ZedBoard features a Xilinx Zynq XC7Z020-1CLG484 All Programmable SoC (AP SoC). Initial ZedBoards ship with Engineering Sample "CES" grade silicon. Later shipments will eventually switch to production "C" grade silicon once they become available. The Zynq-7000 AP SoC part markings indicate the silicon grade.2.2 MemoryZynq contains a hardened PS memory interface unit. The memory interface unit includes a dynamic memory controller and static memory interface modules.2.2.1 DDR3The ZedBoard includes two Micron MT41J128M16HA-15E:D DDR3 memory components creating a 32-bit interface. As of August 2012, this device has been marked by Micron for end-of-life. There are several options that Micron offers for a replacement. ZedBoard will likely migrate to the MT41K128M16JT-125 device, although this is pending validation. The DDR3 is connected to the hard memory controller in the Processor Subsystem (PS) as outlined in the Zynq datasheet.The multi-protocol DDR memory controller is configured for 32-bit wide accesses to a 512 MB address space. The PS incorporates both the DDR controller and the associated PHY, including its own set of dedicated I/Os. DDR3 memory interface speeds up to 533MHz (1066Mbs) are supported.The DDR3 uses 1.5V SSTL-compatible inputs. DDR3 Termination is utilized on the ZedBoard. The Zynq-7000 AP SoC and DDR3 have been placed close together keeping traces short and matched.DDR3 on the PS was routed with 40 ohm trace impedance for single-ended signals, and DCI resistors (VRP/VRN) as well as differential clocks set to 80 ohms. Each DDR3 chip needs its own 240-ohm pull-down on ZQ.DDR-VDDQ is set to 1.5V to support the DDR3 devices selected. DDR-VTT is the termination voltage which is ½ DDR-VDDQ. DDR-VREF is a separate buffered output that is equal to ½ nominal DDR-VDDQ. The DDR-VREF is isolated to provide a cleaner reference for the DDR level transitions.The PCB design guidelines outlined in Zynq datasheet must be followed for trace matching, etc.Table 1 - DDR3 ConnectionsSignal Name Description Zynq pin DDR3 pin DDR_CK_P Differential clockoutput N4 J7DDR_CK_N Differential clockoutput N5 K7DDR_CKE Clock enable V3 K9DDR_CS_B Chip select P6 L2DDR_RAS_B RAS row addressselect R5 J3DDR_CAS_B RAS column addressselect P3 K3DDR_WE_B Write enable R4 L3DDR_BA[2:0] Bank address PS_DDR_BA[2:0] BA[2:0] DDR_A[14:0] Address PS_DDR_A[14:0] A[14:0]DDR_ODT Output dynamictermination P5 K1DDR_RESET_B Reset F3 T2DDR_DQ[31:0] I/O Data PS_DDR_[31:0] DDR3_DQ pins DDR_DM[3:0] Data mask PS_DDR_DM[3:0] LDM/UDM x2DDR_DQS_P[3:0] I/O Differential datastrobe PS_DDR_DQS_P[3:0] UDQS/LDQSDDR_DQS_N[3:0] I/O Differential datastrobe PS_DDR_DQS_N[3:0] UDQS#/LDQS#DDR_VRP I/O Used to calibrateinput termination N7 N/ADDR_VRN I/O Used to calibrateinput termination M7 N/ADDR_VREF[1:0] I/O Referencevoltage H7, P7 H1For best DDR3 performance, DRAM training is enabled for write leveling, read gate, and read data eye options in the PS Configuration Tool in Xilinx Platform Studio (XPS). The PS Configuration tools’ Memory Configuration Wizard contains two entries to allow for DQS to Clock Delay and Board Delay information to be specified for each of the four byte lanes. These parameters are specific to every PCB design. Xilinx Answer Record 46778 provides a tool for calculating these parameters by a printed circuit board design engineers. The Excel worksheet file ar46778_board_delay_calc.xlsx included in the answer record provides instructions in the worksheet for calculating these board training details based upon specific trace lengths for certain DDR3 signals. Using the information from the trace length reports pertaining to the DDR3 interface for ZedBoard these delay values can be recreated by following the directions found in the Excel worksheet.The PCB lengths are contained in the ZedBoard PCB trace length reports. The DQS to CLK Delay and Board Delay values are calculated specific to the ZedBoard memory interface PCB design. The AR46778 worksheet allows for up to 4 memory devices to be configured for DDR34x8 flyby topology. Note that ZedBoard is configured for DDR3 2x16 flyby routing topology. The first two clock trace midpoint values (CLK0 and CLK1) are used to represent the Micron device electrically nearest to 7Z020 (IC26) and the second two clock trace midpoint values (CLK2 andCLK3) are used to represent the Micron device electrically furthest from 7Z020 (IC25). The worksheet calculation results are shown in the following table.Table 2 - DDR3 Worksheet CalculationsPin Group Length(mm) Length(mils)PackageLength(mils)TotalLength(mils)PropagationDelay(ps/inch)TotalDelay(ns)DQS toCLKDelay(ns)BoardDelay(ns)CLK0 55.77 2195.9 470 2665.9 160 0.427CLK1 55.77 2195.9 470 2665.9 160 0.427CLK2 41.43 1631.1 470 2101.1 160 0.336CLK3 41.43 1631.1 470 2101.1 160 0.336DQS0 51.00 2008.0 504 2512.0 160 0.402 0.025DQS1 50.77 1998.8 495 2493.8 160 0.399 0.028DQS2 41.59 1637.6 520 2157.6 160 0.345 -0.009DQS3 41.90 1649.4 835 2484.4 160 0.398 -0.061DQ[7:0] 50.63 1993.3 465 2458.3 160 0.393 0.410 DQ[15:8] 50.71 1996.4 480 2476.4 160 0.396 0.411 DQ[23:16] 40.89 1609.9 550 2159.9 160 0.346 0.341 DQ[31:24] 40.58 1597.8 780 2377.8 160 0.380 0.358The DQS to CLK Delay fields in the PS7 DDR Configuration window should be populated usingthe corresponding values from the previous table.The configuration fields of the tool may not allow you to input a negative delay value, this is a known problem with the 14.1 tools and scheduled for correction in the 14.2 tools release. In the case of DQS2 and DQS3 fields for DQS to CLK Delay, simply enter a value of zero rather thanthe negative delay values. This is an acceptable workaround since the calculated values are relatively close to zero and the values provided in these fields are used as initial values for theread/write training for DDR3. Keep in mind for LPDDR2 there is no write leveling, and for DDR2 there is no training whatsoever. In these memory use cases, the accuracy of the trace length infois more important. This is covered in further detail in section 10.6.8 of the Xilinx Zynq TRM,UG585.Figure 3 - DQS to Clock Delay SettingsThe Board Delay fields in the PS7 DDR Configuration window should be populated using the corresponding values from the table above.Figure 4 - DDR3 Board Delay Settings2.2.2 SPI FlashThe ZedBoard features a 4-bit SPI (quad-SPI) serial NOR flash. The Spansion S25FL256S is used on this board. The Multi-I/O SPI Flash memory is used to provide non-volatile code, and data storage. It can be used to initialize the PS subsystem as well as configure the PL subsystem (bitstream). Spansion provides Spansion Flash File System (FFS) for use after booting the Zynq-7000 AP SoC.The relevant device attributes are:·256Mbit·x1, x2, and x4 support·Speeds up to 104 MHz, supporting Zynq configuration rates @ 100 MHzo In Quad-SPI mode, this translates to 400Mbs·Powered from 3.3VThe SPI Flash connects to the Zynq-7000 AP SoC supporting up to Quad-I/O SPI interface. This requires connection to specific pins in MIO Bank 0/500, specifically MIO[1:6,8] as outlined in the Zynq datasheet. Quad-SPI feedback mode is used, thus qspi_sclk_fb_out/MIO[8] is connected to a 20K pull-up resistor to 3.3V. This allows a QSPI clock frequency greater than FQSPICLK2.Note: Zynq only supports 24-bit addressing, however the full capacity of the 256Mb Flash can be accessed via internal bank switching. As of now the S25FL256S is not supported in iMPACT. Note: 14.x is required for in-direct QSPI Flash Programming.Table 3 – QSPI Flash Pin Assignment and DefinitionsSignal Name DescriptionZynq Pin MIO QSPI PinDQ0 Data0 A2 (Bank MIO0/500)1:6 5DQ1 Data1 F6 (MIO Bank 0/500) 2 DQ2 Data2 E4 (MIO Bank 0/500) 3 DQ3 Data3 A3 (MIO Bank 0/500) 7 SCK Serial Data Clock A4 (MIO Bank 0/500) 6 CS Chip Select A1 (MIO Bank 0/500) 1 FB Clock QSPI Feedback E5 (MIO Bank 0/500) 8 N/C Note: The QSPI data and clock pins are shared with the Boot Mode jumpers.Two packages can be used on the ZedBoard; SO-16 and WSON. For the WSON package, there is a heat sink slug under the package that is not connected to any signal on the PCB.Figure 5 - Overlying Packages for SPI Flash2.2.3 SD Card InterfaceThe Zynq PS SD/SDIO peripheral controls communication with the ZedBoard SD Card (A 4GB Class 4 card is included in the ZedBoard kit.) The SD card can be used for non-volatile external memory storage as well as booting the Zynq-7000 AP SoC. PS peripheral sd0 is connected through Bank 1/501 MIO[40-47], including, Card Detect and Write Protect.The SD Card is a 3.3V interface but is connected through MIO Bank 1/501 (1.8V). Therefore, a TI TXS02612 level shifter performs this translation. The TXS02612 is a 2-port SDIO port expander with level translation. ZedBoard only makes use of one of these parts. TI offered an alternative TXS0206 device, but the 0.4mm pitch of that device’s packaging was too fine for our manufacturer.Based on the Zynq TRM, host mode is the only mode supported.The ZedBoard SD Card is connected through a 9-pin standard SD card connector, J12, TE 2041021-1. A Class 4 card or better is recommended.Note: To use the SD Card, JP6 must be shorted.Figure 6 - SD Card InterfaceTable 4 – SD Card Pin Assignment and DefinitionsSignal Name Description Zynq PinMIO Level ShiftPinSD CardPinCLK Clock E14 (MIO Bank1/501)40 Pass-Thru 5CMD Command C8 ((MIO Bank 1/501) 41 Pass-Thru 2Data[3:0] Data MIO Bank 1/501D0: D8D1: B11D2: E13D3: B942:45 Pass-ThruData Pins7891CD Card Detect B10 (MIO Bank1/501)47 Pass-Thru CDWP Write Protect D12 ((MIO Bank1/501)46 Pass-Thru WP2.3 USB2.3.1 USB OTGWarning: After the design of the ZedBoard was complete, a timing incompatibility between the TUSB1210 PHY and Zynq was discovered. The TUSB1210 is not recommended for new designs with Xilinx Zynq. Please refer to the ZedBoard Errata for more details.ZedBoard implements one of the two available PS USB OTG interfaces. An external PHY with an 8-bit ULPI interface is required. A TI TUSB1210 Standalone USB Transceiver Chip is used as the PHY. The PHY features a complete HS-USB Physical Front-End supporting speeds of up to 480Mbs. This part is available in a 32-pin QFN package. VCCio for this device is 1.8V and cannot be connected through level shifters. The PHY is connected to MIO Bank 1/501, which is powered at 1.8V. Additionally the USB chip must clock the ULPI interface which requires an oscillator. A Fox XPRESSO oscillator (767-26-31) is used on ZedBoard.The external USB interface connects through a TE 1981584-1.The usb0 peripheral is used on the PS, connected through MIO[28-39] in MIO Bank 1/501.This USB port will not power the board. However, ZedBoard provides 5V when in Host or OTG modes. REFCLK pin of TUSB1210 is tied to ground as the Zynq-7000 AP SoC will drive the CLOCK input of this part.Table 5 - USB OTG Pin Assignment and DefinitionsSignal Name Description Zynq PinMIO TUSB1210PinUSBConn PinOTG_Data[8:0] USB Data lines MIO Bank 1/50128:39 Data[7:0] N/COTG_CLOCK USB Clock MIO Bank 1/501 26 N/C OTG_DIR ULPI DIR output signal MIO Bank 1/501 31 N/C OTG_STP ULPI STP input signal MIO Bank 1/501 29 N/C OTG_NXT ULPI NXT output signal MIO Bank 1/501 2 N/C OTG_CS USB Chip Select 11 N/C DP DP pin of USB Connector N/C 18 2 DM DM pin of USB Connector N/C 19 3ID Identification pin of theUSB connectorN/C 23 4OTG_RESET_B Reset MIO Bank 1/501 27 N/C OTG_VBUS_OC VBus Output Control Bank 34 L16 TPS2051See the Jumper Settings section for configuring the USB interface for Host, Device and OTG mode. The jumpers control the Vbus supply as well.2.3.2 USB-to-UART BridgeThe ZedBoard implements a USB-to-UART bridge connected to a PS UART peripheral. ACypress CY7C64225 USB-to-UART Bridge device allows connection to a host computer. TheUSB/UART device connects to the USB Micro B connector, J14, (TE 1981584-1) on the board. Only basic TXD/RXD connection is implemented. If flow control is required this can be added through Extended MIO on a PL-Pmod™.Cypress provides royalty-free Virtual COM Port (VCP) drivers which permit the CY7C64225 USB-to-UART bridge to appear as a COM port to host computer communications application software(for example, HyperTerm or Tera Term). Please refer to the CY7C64225 Setup Guide posted on for detailed instructions for installing the driver.The UART 1 Zynq PS peripheral is accessed through MIO[48:49] in MIO Bank 1/501 (1.8V). Since the CY7C64225 device requires either 3.3V or 5V signaling, a TI TXS0102 level shifter is used to level shift between 3.3V and 1.8V.This USB port will not power the board. Therefore, Vbus needs to be connected to 3.3V though a 1KΩ series resistor. The Wake pin, pin 22, connects to GND. A 24Ω series resistor was placed on each of the data lines, D+ and D-.Table 6 – CY7C6 ConnectionsUARTFunction inZynq Zynq Pin MIOSchematic NetNameCY7C6 PinUART Functionin CY7C64225TX, data out D11 (MIO Bank1/501)48:49USB_1_RXD 23 RXD, data inRX, data in C14 (MIO Bank1/501)USB_1_TXD 4 TXD, data outFigure 7 – USB-UART Bridge Interface2.3.3 USB-JTAGThe ZedBoard provides JTAG functionality based on the Digilent USB High Speed JTAG Module, SMT1 device. This USB-JTAG circuitry is fully supported and integrated into Xilinx ISE tools, including iMPACT, ChipScope, and SDK Debugger. Designers who want to re-use this circuit on their board can do so by acquiring these modules from Avnet./en-us/design/drc/Pages/Digilent-JTAG-SMT1-Surface-Mount-Programming-Module.aspxThe JTAG is available through a Micro B USB connector, J17, TE 1981568-1. TCK has a series termination resistor, 20-30Ω, to prevent signal integrity issues.For the JTAG Chain setup, please refer to the Configuration section.2.3.4USB circuit protectionAll USB data lines, D+/-, are protected with a TE SESD0402Q2UG-0020-090. Figure 8 – ESD Protection2.4 Display and Audio2.4.1HDMI OutputAn Analog Devices ADV7511 HDMI Transmitter provides a digital video interface to theZedBoard. This 225MHz transmitter is HDMI 1.4- and DVI 1.0-compatible supporting 1080p60 with 16-bit, YCbCr, 4:2:2 mode color.The ADV7511 supports both S/PDIF and 8-channel I2S audio. The S/PDIF can carry compressed audio including Dolby® Digital, DTS®, and THX®. There is an independent DPDIF input and output. The I2S interface is not connected on ZedBoard. Analog Devices offers Linux drivers and reference designs illustrating how to interface to this device.The HMDI Transmitter has 25 connections to Bank 35 (3.3V) of the Zynq-7000 AP SoC:USB Con nLevel ShifterD+ D-Table 7 - HDMI Interface ConnectionsSignal Name Description Zynq pin ADV7511 pin HDP Hot Plug Detect signal input N/C 30HD-INT Interrupt signal output W16 45HD-SCL I2C Interface. Supports CMOSlogic levels from 1.8V to 3.3V AA18 55HD-SDA Y16 56 HD-CLK Video Clock Input. Supportstypical CMOS logic levels from1.8V up to 3.3VW18 79HD-VSYNC Vertical Sync Input (Not requiredif using embedded syncs)W17 2HD-HSYNC Horizontal Sync Input (Notrequired if using embeddedsyncs)V17 98HD-DE Data Enable signal input forDigital Video (Not required ifusing embedded syncs)U16 97 HD_D[15:0] Video Data Input Bank 35D0: Y13 D1: AA12 D2: AA14 D3: Y14 D4: AB15 D5: AB16 D6: AA16 D7: AB17 D8: AA17 D9: Y15 D10: W13 D11: W15 D12: V15 D13: U17 D14: V14 D15: V13 88 87 86 85 84 83 82 81 80 78 74 73 72 71 70 69HD-SPDIF Sony/Philips Digital InterfaceAudio InputU15 10HD-SPDIFO Sony/Philips Digital InterfaceAudio OutputY18 46Figure 9 - HDMI Video Interface TimingThe HDMI transmitter connects externally via a HDMI Type A connector, J9, TE 1903015-1. Circuit protection for the HDMI interface is provided by a Tyco Electronics SESD0802Q4UG.The ZedBoard also allows 12-bit color video output through a through-hole VGA connector, TE 4-1734682-2. Each color is created from resistor-ladder from four PL pins.Figure 10 - DB15An Analog Devices ADAU1761 Audio Codec provides integrated digital audio processing to the Zynq-7000 AP SoC. It allows for stereo 48KHz record and playback. Sample rates from 8KHz to 96KHz are supported. Additionally, the ADAU1761 provides digital volume control. The Codec can be configured using Analog Devices SigmaStudio™ for optimizing audio for specific acoustics, numerous filters, algorithms and enhancements. Analog Devices provides Linux drivers for this device./en/content/cu_over_sigmastudio_graphical_dev_tool_overview/fca.html The Codec interface to the Zynq-7000 AP SoC consists of the following connections:Table 9 - CODEC ConnectionsSignal Name Description Zynq pin ADAU1761 pinAC-ADR0I2C Address Bit 0/SPI LatchSignalAB1 3AC-ADR1I2C Address Bit 1/SPI DataInputY5 30AC-MCLK Master Clock Input AB2 2AC-GPIO2Digital Audio Bit ClockInput/OutputAA6 28AC-GPIO3Digital Audio Left-Right ClockInput/OutputY6 29AC-GPIO0Digital Audio Serial-Data DACInputY8 27AC-GPIO1Digital Audio Serial Data ADCOutputAA7 26AC-SDA I2C Serial Data interface AB5 31 AC-SCK I2C Serial Data interface AB4 32 The Codec connects to the following connectors:Table 10 - External Codec Connections3.5mm Audio (Mic In) Pink TE 1734152-53.5mm Audio (Line In) Light Blue TE 1734152-63.5mm Audio (Line Out) Lime TE 1734152-43.5mm Audio (Headphone) Black TE 1734152-72.4.4 OLEDAn Inteltronic/Wisechip UG-2832HSWEG04 OLED Display is used on the ZedBoard. This provides a 128x32 pixel, passive-matrix, monochrome display. The display size is 30mm x11.5mm x 1.45mm.Table 11 - OLED ConnectionsPin Number Symbol Zynq Pin FunctionPower Supply7 VDD U12 Power Supply for Logic6 VSS N/C Ground of OEL System15 VCC N/C Power Supply for OEL PanelDriver13 IREF N/C Current Reference for Brightness Adjustment14 VCOMH N/C Voltage Output High Level for COM Signal DC/DC Converter5 VBAT U11 Power Supply for DC/DC Converter Circuit3 /4 1 / 2 C1P / C1NC2P / C2NN/CPositive Terminal of the Flying Inverting CapacitorNegative Terminal of the Flying Boost CapacitorInterface9 RES# U9 Power Reset for Controller and Driver8 CS# N/C Chip Select – Pulled Down on Board10 D/C# U10 Data/Command Control11 SCLK AB12 Serial Clock Input Signal12 SDIN AA12 Serial Data Input Signal2.5 Clock sourcesThe Zynq-7000 AP SoC’s PS subsystem uses a dedicated 33.3333 MHz clock source, IC18, Fox 767-33.333333-12, with series termination. The PS infrastructure can generate up to four PLL-based clocks for the PL system. An on-board 100 MHz oscillator, IC17, Fox 767-100-136,supplies the PL subsystem clock input on bank 13, pin Y9.2.6 Reset Sources2.6.1 Power-on Reset (PS_POR_B)The Zynq PS supports external power-on reset signals. The power-on reset is the master reset of the entire chip. This signal resets every register in the device capable of being reset. ZedBoard drives this signal from a comparator that holds the system in reset until all power supplies are valid. Several other IC’s on ZedBoard are reset by this signal as well.2.6.2 Program Push Button SwitchA PROG push switch, BTN6, toggles Zynq PROG_B. This initiates reconfiguring the PL-subsection by the processor.2.6.3 Processor Subsystem ResetPower-on reset, labeled PS_RST/BTN7, erases all debug configurations. The external system reset allows the user to reset all of the functional logic within the device without disturbing the debug environment. For example, the previous break points set by the user remain valid after system reset. Due to security concerns, system reset erases all memory content within the PS, including the OCM. The PL is also reset in system reset. System reset does not re-sample the boot mode strapping pins.2.7 User I/O2.7.1 User Push ButtonsThe ZedBoard provides 7 user GPIO push buttons to the Zynq-7000 AP SoC; five on the PL-side and two on the PS-side.Pull-downs provide a known default state, pushing each button connects to Vcco.Table 12 - Push Button ConnectionsSignal Name Subsection Zynq pinBTNU PL T18BTNR PL R18BTND PL R16BTNC PL P16BTNL PL N15PB1 PS D13 (MIO 50)PB2 PS C10 (MIO 51)2.7.2 User DIP SwitchesThe ZedBoard has eight user dip switches, SW0-SW7, providing user input. SPDT switches connect the I/O through a 10kΩ resistor to the VADJ voltage supply or GND.Table 13 - DIP Switch ConnectionsSignal Name Zynq pinSW0 F22SW1G22SW2H22SW3F21SW4H19SW5H18SW6H17SW7M152.7.3 User LEDsThe ZedBoard has eight user LEDs, LD0 – LD7. A logic high from the Zynq-7000 AP SoC I/O causes the LED to turn on. LED’s are sourced from 3.3V banks through 390Ω resistors.Table 14 - LED ConnectionsSignal Name Subsection Zynq pinLD0 PL T22 LD1 PL T21 LD2 PL U22 LD3 PL U21 LD4 PL V22 LD5 PL W22 LD6 PL U19 LD7 PL U14 LD9 PSD5 (MIO7)2.8 10/100/1000 Ethernet PHYThe ZedBoard implements a 10/100/1000 Ethernet port for network connection using a Marvell 88E1518 PHY. This part operates at 1.8V. The PHY connects to MIO Bank 1/501 (1.8V) and interfaces to the Zynq-7000 AP SoC via RGMII. The RJ-45 connector is a TE Connectivity1840750-7 featuring integrated magnetics. The RJ-45 has two status indicator LEDs that indicate traffic and valid link state.A high-level block diagram of one 10/100/1000 Ethernet interface is shown in the following figure.Figure 11 - 10/100/1000 Ethernet InterfaceZynq requires a voltage reference for RGMII interfaces. Thus PS_MIO_VREF, F8, is tied to 0.9V, half the bank voltage of MIO Bank 1/501.Table 15 – Ethernet PHY Pin Assignment and DefinitionsSignal Name Description Zynq pin MIO 88E1510 pinRX_CLK Receive Clock A1416:27 40RX_CTRL Receive Control D7 37RXD[3:0] Receive Data RXD0: E11RXD1: B7RXD2: F12RXD3: A1338394142TX_CLK Transmit Clock D6 47 TX_CTRL Transmit Control F11 2TXD[3:0] Transmit Data TXD0: E9TXD1: A7TXD2: E10TXD3: A84445481MDIO Management Data C1252:53 5MDC Management Clock D10 4The datasheet for the Marvell 88E1518 is not available publicly. An NDA is required for this information. Please contact your local Avnet or Marvell representative for assistance.2.9 Expansion Headers2.9.1 LPC FMC ConnectorA single low-pin count (LPC) FMC slot is provided on the ZedBoard to support a large ecosystem of plug-in modules. The LPC FMC exposes 68 single-ended I/O, which can be configured as 34 differential pairs. The FMC interface spans over two PL I/O banks, banks 34 and 35. To meet the FMC spec, these banks are powered from an adjustable voltage set by jumper, J18. Selectable voltages include 1.8V, default, and 2.5V. It is also possible to set Vadj to 3.3V. Since 3.3V could potentially be the most damaging voltage setting for Vadj, this is not available with the default board hardware. To set Vadj to 3.3V, solder a short across the 3V3 pads at J18 or solder in an additional 1x2 header. The FMC pin out can be copied from the Master UCF, see .WARNING: Before attaching a FMC Card, ensure the correct voltage is selected on jumper, J18. Failure to do so may result in damage to the FMC card and/or the ZedBoard.Note, the following LPC FMC connections guidelines were followed:§CLK_#_M2C–50 ohm single-ended impedance–Less than 10mil skew in P/N pair–Connected to GC (Global Clock) preferential or MRCC (Multi-Region) if not available–No length matching to any other feature§LA bus–50 ohm single-ended impedance–Less than 10mil skew in P/N pair–Less than 100mil length skew across all bits in a bus•No restriction between LA, HA or HB–LA Bus 0:16 to be located in one bank–LA Bus 17:33 to be located in one bank–CC Pairs 0, 17 to be placed on MRCC pins–CC Pairs 1, 18 to be placed on SRCC pins•HB_06_CC optional placed on clock pin if available§To conserve Zynq pins, GA[1:0] were removed and connected to GND.。
注意拿到开发板请看开发板的右下角,有型号的标注。
V2.2、V2.2C 和V3.0,这三款板子的下载电路是一样的。
下面的图片拿V3.0的作为示例,操作方式一致。
当我们拿到普中科技开发板的时候,如何使用呢?下面我们将带领大家一步一步的操作:第一步:首先拿出我们的开发板,开发板整机如图1所示:图1开发板整机第二步:我们在给单片机下载程序的时候,需要做一些准备事项。
1、打开开发板的时候,请首先看下板子的相关的配件。
我们需要用到的是USB的数据线,配的其余配件在相关的实验需要用到:如图2所示:图2Mini USB数据线2、把Mini USB连接到单片机开发板上。
如图3所示:图3USB数据线连接单片机开发板3、我们下载的时候,单片机开发板上需要做一些跳线帽的设置。
如图4上标记的红色框框所示。
图4跳线帽功能设置B线链接到开发板上2.电源的跳线帽短接到右边5V处。
若是想用3.3V的,跳线帽可以短接到左边,注意单片机可能不能正常工作。
3.在使用51单片机的时候,跳线帽短接到右边。
若使用ARM模块的时候,则短接到左边(板子上有51和ARM的标注)。
4.单片机工作和下载需要把晶振接上。
5.在用到USB线下载的时候,这两个跳线帽需要短接到左边。
若是使用9针串口的,请短接到右边(9针串口下载,不能使用普中的,只能使用官方STC-ISP)。
6.复位按键。
跳线帽短接到下面,高电平处。
若是使用avr单片机的,需要短接到上面低电平出。
(开发板有标记H和L)。
7.单片机安装上。
注意,单片机安装时候,要注意缺口朝上。
若安装反了,则会短路烧毁板子。
第三步:打开我们板子的开关电源按钮:如图5所示。
图5开发板工作状态注意:若是打开开关按钮无反应,请自行检查跳线帽是否正确,看回上一个步骤。
第四步:这个时候我们板子的配置已完成。
现在我们需要安装开发板ch340的驱动,安装驱动成功才能下载程序。
打开我们光盘。
光盘资料\步骤2安装单片机开发相关软件\开发板USB转串口CH340驱动。
DreamMapperMobile App User GuideApril 26, 2017Table of ContentsSleep Screen (1)How to navigate (2)Changing Data Categories (5)See Additional Details for the Day and Category (6)View a Report (6)Other Menu Choices (7)Feed Screen (7)Learn Screen (7)Apnea tab (7)Equipment tab (7)Troubleshooting tab (7)Goals Screen (7)Coaching Screen (8)Reminders Screen (8)Settings Screen (8)Account (8)Equipment (8)Contact Preferences (8)Help Screen (9)FAQ tab (9)Support tab (9)About tab (9)Welcome!Welcome to DreamMapper1. Here are a few tips to familiarize you with this exciting app.Sleep ScreenWhen you first log on to DreamMapper the “Sleep” screen is displayed and it defaults to the current date. Data is presented in one of three categories: AHI, Usage, and Mask Fit. Usage is the default category. The graph below shows the values for the selected category for a 7-day period including the displayed day. The graph highlights the currently-selected day on the graph in dark blue.1 DreamMapper is the next generation of the SleepMapper app from PhilipsHow to navigateChanging the Date: Tap the chevronsTo go backward or forward in time, tap the chevrons (“<”, “>”) located beside the date. As you change the date, the highlighted bar in the graph and the details at the bottom of the screen reflects the selected date.Changing the Date: Interacting with the graphThe graph responds to your touch, so that you can easily see your data for a different day or even a different week.When a specific day of the graph is tapped, the focus of the currently selected Category will change to the tapped day.Swipe left-to-right on the graph to see the preceding week, or right-to-left to see the following week. The displayed date range confirms the new time period that’s being presented by the graph.Changing Data CategoriesTo change the category and graph: tap the desired categoryThe selected Category will always be in bold, and the default is Usage. To view your AHI or Mask Fit information for a different category tap on the label or value for the category. The pointer at the top of the graph section confirms your selection.See Additional Details for the Day and CategoryThe bottom portion of the Sleep screen shows additional details pertaining to the Category you currently have selected in context of that day.View a ReportTo view a summary report showing Usage, AHI, and Mask Fit.To view the report, click on the more options icon: . Tap on the Generate Report option. Select an End Date and a Day Span for the report then tap the Generate Report button. The report displays on-screen. You can scroll the report vertically, and you can tap on the PDF icon to create a PDF file.Other Menu ChoicesTo navigate to the other menu items tap the menu iconTo see the Menu in the mobile apps tap the icon located in the top-left corner of the screen. When tapped, a menu appears revealing other areas of the application: Feed, Learn, Goals, Coaching, Reminders, Settings, and Help.Feed ScreenThe Feed section displays notifications that have been sent to your account: Reminders, Alerts, and Recommendations. All are ordered by date.Learn ScreenThe Learn section contains links to other helpful information related to Sleep apnea, Equipment Usage, and Troubleshooting.Apnea tabThis page contains links to several videos addressing the causes and treatment of sleep apnea. Equipment tabThis page contains links to videos and online guides related to the use of therapy equipment and DreamMapper.Troubleshooting tabThis page contains links to videos on the subjects of Mask Issues, Device Pressure Issues, Equipment Issues, and Side Effects.Goals ScreenThe Goals screen displays several categories of monthly and personal goals:∙Days with 4+ hours of use in a month∙Consecutive days with use∙Consecutive days with 4+ hours of use∙Consecutive days with >75% Mask FitTap on the “>” symbol to the right of each category to view its definition and to set your personal goals.Coaching ScreenThis section contains links to mini-questionnaires and videos pertaining to Motivation, Heart Risk, and your Feelings about sleep apnea and sleep therapy.Tap on the “>” symbol to the right of a topic to view its mini-questionnaire or video. Reminders ScreenThe Reminders screen is where you set the time intervals at which you will be reminded to clean your mask, humidifier, tubing, and device filters. You can also schedule follow-up reminders. The reminders you schedule here will appear on the Feed screen.To “turn on” a reminder, tap and slide its button. The button changes to this:Next, select a time interval for the reminder from its drop-down list:For the Follow-up Reminder, select or enter a date in the space provided.Settings ScreenThe Settings screen contains information related to your Account, Equipment, and Contact Preferences. AccountFrom here you can change your Username and Password, or any of the account information by tapping on them. You can also log out of DreamMapper.EquipmentThe options in this section allow you to identify your mask and therapy device. You can assign up to two therapy devices. To assign a device, tap on the “>” symbol adjacent to Therapy Device. In the Primary and optional Secondary sections, tap on the “>” symbols adjacent to the Serial Number, Model, and choose to turn on or off Using Bluetooth (device dependent). Enter the serial number as shown on the device. When finished, tap Save. The device Model name appears on the screen. You can then tap and slide the button if you want to connect your phone to the device Using Bluetooth.Contact PreferencesUse the options in this section to specify how DreamMapper should contact you with important information about your therapy data. By default, E-mail is turned on and Text Messages is turned off. Note: Texting is available only for select wireless carriers in the USA.Help ScreenThe Help section contains general information about DreamMapper, terminology definitions regarding sleep apnea and sleep therapy, and Philips contact information.FAQ tabSome of this information may be new or unfamiliar to you. In the FAQ section you will find definitions for all the fields displayed within DreamMapper.Support tabIf you still have difficulty using DreamMapper, use the contact information displayed here for help. We want you to love DreamMapper as much as we do.About tabThis section provides DreamMapper’s Intended Use, applicable Cautions, Warnings, Password Policy, and Philips contact information.9Product SupportPhone: 1 (855) 699-6276 or 1 (724) 387-5036 E-mail: *******************************Australian sponsor details:Philips Electronics Australia Ltd. 65 Epping Road, North Ryde, NSW 2113 Australia1130610 R03 RPM 4/26/2017 English。
dream模块使用方法dream模块是一款Python库,用于自动生成图像。
它基于神经网络模型,可以生成逼真的图像。
以下是使用dream模块的一般步骤:1. 安装dream库:可以通过在命令行中运行`pip install deepdream`来安装。
2. 导入所需的库:在Python脚本中导入必要的库。
例如:```pythonfrom deepdream import dream```3. 加载图像:使用dream.load_image()函数加载要生成的图像。
例如:```pythonimage = dream.load_image("path/to/image.jpg")```4. 创建模型:使用dream.make_model()函数创建一个处理图像的模型。
例如:```pythonmodel = dream.make_model()```5. 运行梦境生成:使用dream.deep_dream()函数来运行梦境生成。
这个函数接受模型、图像、迭代次数等参数。
例如:```pythondream_image = dream.deep_dream(model, image, iterations=10) ```6. 保存结果:使用dream.save_image()函数保存生成的图像。
例如:```pythondream.save_image(dream_image, "path/to/save/image.jpg")```以上是使用dream模块的基本步骤。
你可以根据自己的需求调整参数和添加更多的处理步骤。
DreamⅠ使用手册★性能特色★·主板采用SMT工艺生产,全优质贴片电阻、电容焊接,美观+实用+质量。
·为主板配有底座,保护主板。
使用更安全、放心。
·外接电源接口和USB供电接口,多种供电选择。
·标准10PinISP程序下载接口,直接程序下载,硬件仿真,无需另购编程器。
方便+省时+省钱。
·外扩I/O口,方便使用。
·为主板配备丰富的实验例程,详细的程序说明。
★产品配置★一.主板配置1.MCU:AT89S52,工作频率11.0592MHZ。
2.LED:四位八段数码管+流水灯(8×LED)+一个串口通信指示灯+一个电源指示灯。
3.LCD:支持12864和1602液晶模块。
4.按键:4*4矩阵键盘,四个中断按键,一个手动复位按键和一个带自锁功能的电源开关按键。
5.蜂鸣器:可以作为报警器或播放音乐。
6.I2C:24C02,4K存储空间。
7.温度传感器:18B20,实时的温度监控。
8.红外接收头:可以在数码管或液晶上显示接收到的红外数据或者红外数据的解码结果。
9.串口:MAX232采用优质贴片电阻和贴片胆电容,性能稳定。
10.程序下载端口:标准10PinISP程序下载接口。
11.I/O口:I/O口全部全部用排针外扩并标识,方便扩展用。
12.两个电源接口:一个USB供电口和一个外接电源接口。
二.主板附件1.五伏外接电源:可以直接从220伏电源为实验板供电。
1.USB线:可以从电脑主机为实验板供电。
3.串口线:1.5米优质双母头串口线,可以用于实验板与PC机之间的通信实验。
4.ISP下载线:该线采用SMT工艺制作,性能稳定。
5.遥控板:用红外发射管(广发射角)可以模拟遥控器。
6.学习光盘:内含丰富的实验例程、实验软件和常用资料查找网站。
★基本实验例程★★实验准备工作★先将单片机AT89S52插到实验板拉杆插槽并锁紧;然后将ISP下载线的一段接到电脑主机并口,另一端插入实验板的程序下载槽;再用配送的USB线一段接到电脑USB接口另一端接到实验板USB电源接口,也可用五伏外接电源为实验板供电。
最后检查以上操作准确无误后就可以按下电源开并关观察其旁边的电源指示灯是否点亮,就可以进行实验操作了。
★配套实验★1.让第一个发光二极管闪烁本实验目的是让8个发光二极管中的第一个闪烁,学会此实验则会用8个发光二极管制作流水灯。
实验板上8个发光二极管从右向左依次为LED1---LED8,发光二极管的正极连在一起与电源正相连,负极分别与单片机P^0---P1^7相连,只要负极给低电平则二极管亮。
将本光盘中附带的实验板程序下载到单片机中,然后套上发光二极管的跳线帽则可看到第一个发光二极管闪烁。
2.制作流水灯本实验目的是让8个发光二极管先从右向左逐个闪烁,再从左向右逐个闪烁,再从右向左依次全部点亮,再从左向右依次全部点亮。
学会次实验则会控制流水灯任意闪烁。
流水灯原理图:将本光盘中附带的实验板程序下载到单片机中,然后套上发光二极管的跳线帽则可看到第一个发光二极管闪烁。
实验效果图:3.点亮数码管让用户初步了解数码管的工作原理,在本实验板上采用了PNP三极管来驱动数码管,数码管资料和NPN三极管资料在配套资料中,请查阅。
(资料:8050,数码管资料)数码管原理图:将本光盘中附带的实验板程序下载到单片机中,然后套上数码管的跳线帽则可看实验效果。
实验效果图:4.数码管显示0~F本实验的目的是让用户熟练掌握数码管的显示原理,为后面的学习打好基础。
将本光中附带的实验板程序下载到单片机中,然后套上数码管的跳线帽则可看到四个数码管同时循环显示0~F十六个字符。
实验效果图:5.数码管显示自加数据本实验目的是用数码管显示每秒自加一数,实验中除了要用到前面的数码管知识外还要用到单片机的定时和中断功能。
单片机的定时和中断资料请查阅实验配套资料(资料:AT89S52)。
将本光中附带的实验板程序下载到单片机中,然后套上数码管的跳线帽,则可观看实验效果。
实验效果图:6.数码管&键盘本实验与前面的数码管实验不同之处在于引入了矩阵键盘来控制数码管的显示,矩阵键盘的实验配套资料中,请仔细查阅。
(资料:矩阵键盘)矩阵键盘原理图:将本光中附带的实验板程序下载到单片机中,然后套上数码管的跳线帽,然后通过键盘可以让数码管显示0~F十六个字符。
实验效果图:7.数码管&时钟本实验的目的是用数码管制作一个电子时钟,实验中除了要用到前面的数码管知识外还要用到单片机的定时和中断功能。
单片机的定时和中断资料请查阅实验配套资料(资料:AT89S52)。
将本光中附带的实验板程序下载到单片机中,然后套上数码管的跳线帽,则可观看实验效果。
实验效果图:8.点燃蜂鸣器前面我们学习了发光二极管,数码管,1602液晶模块三个视屏输出元件的使用,本实验进行音屏输出元件——蜂鸣器的学习,本实验的目的是让蜂鸣器鸣叫。
若用户有兴趣可以结合前面学习的知识进行用蜂鸣器播放音乐的实验。
(资料:8550)蜂鸣器原理图:将本光中附带的实验板程序下载到单片机中,则可欣赏实验结果。
9.点亮1602液晶模块本实验目的是让用户初步了解1602液晶模块后,以后学12864液晶模块就不难了。
1602液晶的相关资料请查阅实验配套资料(资料:LCD1602)。
1602液晶接口原理图:将本光中附带的实验板程序下载到单片机中,则可观看实验效果。
若显示得不够明显,则可以通过调节继电器(滑动变阻器)改变显示的对比度以达到满意的效果。
实验效果图:10.用1602液晶显示字符串通过前一实验的学习我们初步了解了1602液晶的显示原理,本实验在此基础上进一步熟悉该模块的使用。
同样可以调节显示对比度(资料:LCD1602)。
将本光中附带的实验板程序下载到单片机中,则可观看实验效果。
实验效果图:11.1602&电子时钟本实验利用单片机的定时和计数功能制作电子时钟,用1602液晶模块作为显示输出。
这两部分内容我们在前面的实验中已接触多次,这里再加以综合运用。
(资料:LCD1602+AT89S52)将本光中附带的实验板程序下载到单片机中,则可观看实验效果。
实验效果图:12.1602&电子时钟&键盘本实验的目的是制作一个可以用键盘进行调置的电子时钟,用1602液晶模块做显示出出。
本实验是电子时钟,键盘和1602液晶模块的综合运用。
本实验再加上温度传感器和定点报时两项功能就具有和目前市场上流行的多功能电子时钟一样的功能。
这里制作数字时钟,温度计显示会详细介绍(资料:LCD1602+AT89S52+矩阵键盘)。
将本光中附带的实验板程序下载到单片机中,则可观看实验效果。
13.点亮12864本实验运用12864液晶模块显示汉字,英文字符和特殊字,。
让用户初步了解该模块的显示原理,12864液晶资料请仔细查阅配套资料。
有了前面的1602液晶知识作为基础,本实验程序有详细的注释,用户学习起来就不是那么困难了(资料:LCD12864)。
12864液晶模块接口原理图如下将本光中附带的实验板程序下载到单片机中,则可观看实验效果。
若显示得不够明显,则可以通过调节继电器(滑动变阻器)改变显示的对比度以达到满意的效果(资料:LCD12864)。
实验效果图14.12864显示一句话该实验的目的是为了加深对12864操作时序的理解,其具体的操作和上实验一样,唯一不同的是,其中的数组和液晶起始地址(资料:LCD12864)。
15.12864显示图片LCD显示图片相对显示文字要复制点,要将128*64的图片用软件取模(在光盘),在编写程序时要如何设置X轴和Y轴,程序中用详细的注释!16.串口通信+1602显示本实验是通过串行口实现单片机与PC机的通信,此实验需要通过串行口控制寄存器设置串行口的工作方式和相应的波特率设置,相关知识请见配套资料(资料:LCD1602+AT89S52)。
下面介绍实验操作步骤:第一步:将本光中附带的实验板程序下载到单片机中。
程序重点是对串行和和1602液晶模块的口的初始化设置。
第二步:打开串口调试助手(配套软件中),设置串口调试助手的波特率与程序的波特率一致,第三步:在串口发送区输入你想要发送的英文字符,观察实验结果!实验原理图:实验效果图:17.串口通信+12864同上以实验一样通过串行口实现单片机与PC机之间的通信,只是显示模块不同,其它都一样(资料:LCD12864+AT89S52)。
实验原理图同上;实验步骤同上;实验效果图:18.18B20+12864显示DS18B20数字温度计提供9位温度读数,指示器件的温度.信息经过单线口送入DS18B20或者从DS18B20送出。
它通信的协议是单总线协议,在这里我们简单介绍单总线协议,具体资料请查看我们配赠的光盘。
初始化;2.ROM操作命令;3.存储器操作命令;4.处理数据;协议有几种单线上信号类别型组成:复位脉冲,存在脉冲,写0,写1,读0,读1。
总线主机发送一复位(最短480us的低电平)。
接下来主机进入接收方式,检测到上升延后,总线等待15-60us,并且接着发送存在脉冲60-240us。
该实验板中的MCU是通过P2.7读取和写入数据(资料:LCD12864+18B20)!实验原理图:实验效果图:19.18B20+1602显示加深对数字温度计DS18B20单总线协议的理解(资料:LCD1602+18B20)!20.1820+数码管显示加深对数字温度计DS18B20的扩展应用(资料:数码管+18B20)!21.红外线+12864显示:红外在日常生活当中应用较多,也是相对较复杂!由于篇幅有限,请查阅我们配正光碟中相关资料(资料:数码管+红外线资料)。
注:该红外有效距离7m。
实验原理图:实验效果图:22.I2C-24C08读写+液晶显示24C08的时钟SCL—P3.4 数据SDA—P3.4 按键—P3.2为加, 按键—P3.3为减,将修改后的值存储到24C08中,该存储器具有掉电不掉数据的特点(资料:24c02串行储存器)!实验原理图:实验效果图:23.外部中断外部中断的含义是指在单片机的正常程序运行中有突发其他事件发生,而单片机需要释放正在执行的程序,改去执行突发事件,当执行完过后就回到原来暂停执行的程序,当把HEX文件下载到单片机过后,数码管显示2008,当按下P3.2键,数码管显示1234,松开后就又开始显示2008,这就是简单的中断程序(资料:AT89S52)。
原理图:实验效果图:进入外部中断:如有疑问请直接登录,或者通过QQ(397274227)和我们取得联系,我们将赖心予你解答!我们欢迎您提出宝贵的建议!愿我们合作愉快!梦芯电子感谢你的使用!。