LMK04100SQNOPB;LMK04100SQXNOPB;LMK04101SQNOPB;LMK04101SQXNOPB;中文规格书,Datasheet资料
- 格式:pdf
- 大小:606.83 KB
- 文档页数:11
LMK04100,LMK04101,LMK04102,LMK04110,LMK04111,LMK04131,LMK04133
LMK04100 Family Clock Jitter Cleaner with Cascaded PLLs
Literature Number: SNAS516Ahttp://oneic.com/LMK04100 FamilyINFORMATIONSeptember 19, 2011
Clock Jitter Cleaner with Cascaded PLLs1.0 General DescriptionThe LMK04100 family of precision clock conditioners pro-vides jitter cleaning, clock multiplication and distribution with-out the need for high-performance VCXO modules.When connected to a recovered system reference clock anda VCXO, the device generates 5 low jitter clocks in LVCMOS,LVDS, or LVPECL formats.2.0 Target Applications•Multi-carrier/Multi-mode/Multi-band 2G/3G/4Gbasestations•Cellular repeaters•High Speed A/D clocking•SONET/SDH OC-48/OC-192/OC-768 line cards•GbE/10GbE, 1/2/4/8/10G Fibre Channel line cards•Optical Transport Networks•Broadcast Video, HDTV•Serial ATA3.0 Features■Cascaded PLLatinum™ PLL Architecture—PLL1■Redundant reference Inputs■Loss of signal detection■Automatic and manual selection of reference clockinput
—PLL2■Phase detector rate up to 100 MHz■Input frequency-doubler■Integrated VCO■Outputs—LVPECL/2VPECL, LVDS, and LVCMOS formats—Support clock rates up to 1080 MHz—Five dedicated channel divider blocks—Common output frequencies supported:30.72 MHz, 61.44 MHz, 62.5 MHz, 74.25 MHz, 75MHz, 77.76 MHz, 100 MHz, 106.25 MHz, 125 MHz,122.88 MHz, 150 MHz, 155.52 MHz, 156.25 MHz,159.375 MHz, 187.5 MHz, 200 MHz, 212.5 MHz,245.76 MHz, 250 MHz, 311.04 MHz, 312.5 MHz,368.64 MHz, 491.52 MHz, 622.08 MHz, 625 MHz,983.04 MHz■MICROWIRE (SPI) programming interface■Industrial temperature range: -40 to 85 °C■3.15 V to 3.45 V operation■Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)
30156289PLLatinum™ is a trademark of National Semiconductor Corporation.TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 2011 National Semiconductor Corporation301562www.national.com
K04100 Family Clock Jitter Cleaner with Cascaded PLLshttp://oneic.com/NSID2VPECL / LVPECLOUTPUTSLVDS OUTPUTSLVCMOS OUTPUTSVCO
LMK04100SQ3 41185 to 1296 MHzLMK04101SQ3 41430 to 1570 MHzLMK04102SQ3 41600 to 1750 MHzLMK04110SQ5 1185 to 1296 MHzLMK04111SQ5 1430 to 1570 MHzLMK04131SQ2221430 to 1570 MHzLMK04133SQ2221840 to 2160 MHz
TABLE 2. Device Output Format InformationNSIDCLKout0CLKout1CLKout2CLKout3CLKout4LMK04100SQ2VPECL / LVPECLLVCMOS x 2LVCMOS x 22VPECL / LVPECL2VPECL / LVPECLMK04101SQ2VPECL / LVPECLLVCMOS x 2LVCMOS x 22VPECL / LVPECL2VPECL / LVPECLMK04102SQ2VPECL / LVPECLLVCMOS x 2LVCMOS x 22VPECL / LVPECL2VPECL / LVPECLMK04110SQ2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECLMK04111SQ2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECL2VPECL / LVPECLMK04131SQLVDS2VPECL / LVPECLLVCMOS x 22VPECL / LVPECLLVDSLMK04133SQLVDS2VPECL / LVPECLLVCMOS x 22VPECL / LVPECLLVDS
TABLE 3. Example Configurations for Common FrequenciesOSCin (MHz)VCO DividerPLL2 NVCO Frequency(Note 1)Output DividerOutputFrequencyApplication2523015001262.5GigE2523015001075SATA24.88322251244.16877.76SONET2522412006100PCI Express26.5625781487.52106.25Fibre Channe2523015006125GigE2551215002150SATA24.88322251244.164155.52SONET2522512504156.2510 GigE26.562522512754159.37510-G FibreChannel2522515004187.512 GigE2531612002200PCI Express26.562531612752212.54-G FibreChannel2532015002250GigE24.88322251244.162311.04SONET2522512502312.5XGMII24.88322251244.161622.08SONET252251200162510 GigE
Note 1:Use VCO Frequency to select proper device optionTable 3 shows a limited list of example frequencies. Multiple output frequencies can be programmed on a single device provid
that the VCO frequency and VCO divider values are the same.
www.national.com2
LMK04100 http://oneic.com/301562013www.national.com
04100 Family
http://oneic.com/1.0 General Description.........................................................................................................................
2.0 Target Applications..........................................................................................................................3.0 Features........................................................................................................................................TABLE 1. Device Configuration Information..............................................................................................TABLE 2. Device Output Format Information............................................................................................TABLE 3. Example Configurations for Common Frequencies......................................................................4.0 Functional Block Diagram.................................................................................................................5.0 Connection Diagram........................................................................................................................6.0 Pin Descriptions .............................................................................................................................7.0 Absolute Maximum Ratings..............................................................................................................8.0 Package Thermal Resistance............................................................................................................9.0 Recommended Operating Conditions ................................................................................................10.0 Electrical Characteristics............................................................................................................... 111.0 Serial Data Timing Diagram.......................................................................................................... 112.0 Charge Pump Current Specification Definitions................................................................................ 112.1 CHARGE PUMP OUTPUT CURRENT MAGNITUDE VARIATION VS. CHARGE PUMP OUTPUTVOLTAGE................................................................................................................................ 112.2 CHARGE PUMP SINK CURRENT VS. CHARGE PUMP OUTPUT SOURCE CURRENTMISMATCH.............................................................................................................................. 112.3 CHARGE PUMP OUTPUT CURRENT MAGNITUDE VARIATION VS. TEMPERATURE................ 113.0 Differential Voltage Measurement Terminology (Note 24).................................................................. 114.0 Typical Performance Characteristics.............................................................................................. 114.1 CLOCK OUTPUT AC CHARACTERISTICS............................................................................. 115.0 Features..................................................................................................................................... 215.1 SYSTEM ARCHITECTURE................................................................................................... 215.2 REDUNDANT REFERENCE INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)................................... 215.3 PLL1 CLKinX (X=0,1) LOSS OF SIGNAL (LOS)....................................................................... 215.4 INTEGRATED LOOP FILTER POLES..................................................................................... 215.5 CLOCK DISTRIBUTION ....................................................................................................... 215.6 CLKout DIVIDE (CLKoutX_DIV, X = 0 to 4).............................................................................. 215.7 GLOBAL CLOCK OUTPUT SYNCHRONIZATION (SYNC*)....................................................... 215.8 GLOBAL OUTPUT ENABLE AND LOCK DETECT.................................................................... 216.0 Functional Description.................................................................................................................. 216.1 ARCHITECTURAL OVERVIEW.............................................................................................. 216.2 PHASE DETECTOR 1 (PD1)................................................................................................. 216.3 PHASE DETECTOR 2 (PD2)................................................................................................. 216.4 PLL2 FREQUENCY DOUBLER.............................................................................................. 216.5 INPUTS / OUTPUTS............................................................................................................. 216.5.1 PLL1 Reference Inputs (CLKin0 / CLKin0*, CLKin1 / CLKin1*).......................................... 216.5.2 PLL2 OSCin / OSCin* Port........................................................................................... 216.5.3 CPout1 / CPout2........................................................................................................ 216.5.4 Fout.......................................................................................................................... 216.5.5 Digital Lock Detect 1 Bypass........................................................................................ 216.5.6 Bias.......................................................................................................................... 217.0 General Programming Information................................................................................................. 217.1 RECOMMENDED PROGRAMMING SEQUENCE.................................................................... 217.2 DEFAULT DEVICE REGISTER SETTINGS AFTER POWER ON/RESET.................................... 217.3 REGISTER R0 TO R4........................................................................................................... 217.3.1 CLKoutX_DIV: Clock Channel Divide Registers.............................................................. 217.3.2 EN_CLKoutX: Clock Channel Output Enable.................................................................. 217.3.3 CLKoutX/CLKoutX* LVCMOS Mode Control................................................................... 217.3.4 CLKoutX/CLKoutX* LVPECL Mode Control.................................................................... 217.3.5 CLKoutX_MUX: Clock Output Mux................................................................................ 217.4 REGISTERS 5, 6.................................................................................................................. 217.5 REGISTER 7....................................................................................................................... 217.5.1 RESET bit................................................................................................................. 217.6 REGISTERS 8, 9.................................................................................................................. 217.7 REGISTER 10..................................................................................................................... 217.7.1 RC_DLD1_Start: PLL1 Digital Lock Detect Run Control bit............................................... 217.8 REGISTER 11..................................................................................................................... 217.8.1 CLKinX_BUFTYPE: PLL1 CLKinX/CLKinX* Buffer Mode Control...................................... 217.8.2 CLKin_SEL: PLL1 Reference Clock Selection and Revertive Mode Control Bits.................. 317.8.3 CLKinX_LOS............................................................................................................. 317.8.4 PLL1 Reference Clock LOS Timeout Control.................................................................. 3