74LCX38MTC中文资料

  • 格式:pdf
  • 大小:84.79 KB
  • 文档页数:7

© 1999 Fairchild Semiconductor Corporation DS012574October 1995Revised June 199974LCX38 Low Voltage Quad 2-Input NAND Gate (Open Drain) with 5V Tolerant Inputs74LCX38Low Voltage Quad 2-Input NAND Gate (Open Drain)with 5V Tolerant InputsGeneral DescriptionThe LCX38 contains four 2-input open drain NAND gates.The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.The 74LCX38 is fabricated with advanced CMOS technol-ogy to achieve high speed operation while maintaining CMOS low power dissipation.Featuress 5V tolerant inputss 2.3V–3.6V V CC specifications provided s 6.5 ns t PD max (V CC = 3.3V), 10 µA I CC max s Power down high impedance inputs and outputs s ±24 mA output drive (V CC = 3.0V)s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance:Human body model > 2000V Machine model > 150VOrdering Code:Devices also available in T ape and Reel. Specify by appending the suffix letter “X” to the ordering code.Logic SymbolIEEE/IECConnection DiagramPin DescriptionsOrder Number Package NumberPackage Description74LCX38M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow 74LCX38SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide74LCX38MTCMTC1414-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm WidePin Names Description A n , B n Inputs O nOutputs 274L C X 38Absolute Maximum Ratings (Note 1)Recommended Operating Conditions (Note 3)Note 1: The Absolute Maximum Ratings are those beyond which the safety of the device cannot be guaranteed. The device should not be operating at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rating s. The “Recommended Operating Conditions” table will define the conditions for actual device operation.Note 2: I O Absolute Maximum Rating must be observed.Note 3: Unused inputs must be held HIGH or LOW. They may not float.DC Electrical CharacteristicsSymbol ParameterValue ConditionsUnits V CC Supply Voltage −0.5 to +7.0V V I DC Input Voltage −0.5 to +7.0 VV O DC Output Voltage −0.5 to V CC + 0.5Output in HIGH or LOW State (Note 2)V I IK DC Input Diode Current −50V I < GND mA I OK DC Output Diode Current −50V O < GND mA +50V O > V CCI O DC Output Source/Sink Current ±50mA I CC DC Supply Current per Supply Pin ±100mA I GND DC Ground Current per Ground Pin ±100mA T STGStorage Temperature−65 to +150°CSymbol ParameterMin Max Units V CC Supply Voltage Operating 2.0 3.6V Data Retention1.5 3.6V I Input Voltage 0 5.5V V O Output Voltage HIGH or LOW State 0V CC VI OH /I OLOutput CurrentV CC = 3.0V − 3.6V ±24mA V CC = 2.7V − 3.0V ±12V CC = 2.3V − 2.7V±8T A Free-Air Operating Temperature−4085°C ∆t/∆VInput Edge Rate, V IN = 0.8V–2.0V, V CC = 3.0V10ns/V Symbol ParameterConditionsV CC T A = −40°C to +85°C Units (V)Min MaxV IH HIGH Level Input Voltage 2.3 − 2.7 1.7V 2.7 − 3.6 2.0V IL LOW Level Input Voltage 2.3 − 2.70.7V2.3 −3.60.8V OLLOW Level Output VoltageI OL = 100µA 2.3 − 3.60.2I OL = 8mA 2.30.6I OL = 12 mA 2.70.4VI OL = 16 mA 3.00.4I OL = 24 mA3.00.55I I Input Leakage Current 0 ≤ V I ≤ 5.5V 2.3 − 3.6±5.0µA I OFF Power-Off Leakage Current V I or V O = 5.5V 010µA I CC Quiescent Supply Current V I = V CC or GND 2.3 − 3.610µA 3.6V ≤ V I ≤ 5.5V 2.3 − 3.6±10∆I CCIncrease in I CC per InputV IH = V CC −0.6V2.3 −3.6500µA74LCX38AC Electrical CharacteristicsNote 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t OSHL ) or LOW-to-HIGH (t OSLH ).Dynamic Switching CharacteristicsCapacitanceSymbolParameterT A = −40°C to +85°C, R L = 500 ΩUnitsV CC = 3.3V ± 0.3VV CC = 2.7V V CC = 2.5V ± 0.2VC L = 50 pF C L = 50 pF C L = 30 pF MinMax Min Max Min Max t PZL Propagation Delay Time1.5 5.0 1.5 5.5 1.5 6.5ns t PLZ 1.55.0 1.55.51.56.0t OSHL Output to Output Skew 1.0ns t OSLH(Note 4)1.0Symbol ParameterConditionsV CC (V)T A = 25°C Units Typical V OLP Quiet Output Dynamic Peak V OL C L = 50 pF, V IH = 3.3V, V IL = 0V 3.30.8V C L = 30 pF, V IH = 2.5V, V IL = 0V 2.50.6V OLVQuiet Output Dynamic Valley V OLC L = 50 pF, V IH = 3.3V, V IL = 0V 3.3−0.8VC L = 30 pF, V IH = 2.5V, V IL = 0V2.5−0.6Symbol ParameterConditionsTypical Units C IN Input Capacitance V CC = Open, V I = 0V or V CC 7pF C OUT Output CapacitanceV CC = 3.3V, V I = 0V or V CC8pF C PDPower Dissipation CapacitanceV CC = 3.3V, V I = 0V or V CC , f = 10 MHz25pF 474L C X 38AC Loading and Waveforms Generic for LCX FamilyFIGURE 1. AC Test Circuit(C L includes probe and jig capacitance)Waveform for Inverting and Non-Inverting FunctionsPropagation Delay, Pulse Width and t rec Waveforms3-STATE Output High Enable andDisable TImes for Logic3-STATE Output Low Enable andDisable Times for LogicSetup Time, Hold TIme and Recovery TIme for Logict rise and t fallFIGURE 2. Waveforms(Input Pulse Characteristics; f=1MHz, t r =t f =3ns)Test Switch t PLH , t PHL Opent PZL , t PLZ 6V at V CC = 3.3 ± 0.3VV CC x 2 at V CC = 2.5 ± 0.2V t PZH ,t PHZGNDSymbol V CC3.3V ± 0.3V 2.7V 2.5V ± 0.2V V mi 1.5V 1.5V V CC /2V mo 1.5V 1.5V V CC /2V x V OL + 0.3V V OL + 0.3V V OL + 0.15V V yV OH − 0.3VV OH − 0.3VV OH − 0.15V 74LCX38Schematic Diagram 674L C X 38Physical Dimensions inches (millimeters) unless otherwise noted14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” NarrowPackage Number M14A14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm WidePackage Number M14D 74LCX38 Low Voltage Quad 2-Input NAND Gate (Open Drain) with 5V Tolerant Inputs。