TPW4228H主板电路图(588)

  • 格式:pdf
  • 大小:335.01 KB
  • 文档页数:11

DEGRN[7..0] DERED[7..0]
R207 0R
(Vcc: Dual Pixel)****** (Gnd: Single Pixel)
GND
(Vcc: Active Data DE=High) (Gnd: Active Data DE=Low) ******
(Vcc : Rising Edge) (Gnd : Falling Edge)
/LVDS_EN
A
A
Title <Title> Size C Date:
5 4 3 2
Document Number <Doc> Saturday, December 11, 2004
1
Rev <RevCode> Sheet 1 of 1
5
4
3
2
1
SHEET 3 RXC+ RXCRX2+ RX2RX1+ RX1RX0+ RX0RED+ REDGREEN+ GREENBLUE+ BLUESOG AHS AVS DVI_SCL DVI_SDA VGA_SCL VGA_SDA VGA_CAB DVI_CAB HD_SEL YPBPR_SEL RXC+ RXCRX2+ RX2RX1+ RX1RX0+ RX0RED+ REDGREEN+ GREENBLUE+ BLUESOG AHS AVS DVI_SCL DVI_SDA VGA_SCL VGA_SDA VGA_CAB DVI_CAB HD_SEL YPBPR_SEL
SHEET 8 PS_ON 08. Power SHEET11 ALARM DEBLU[7..0] DEGRN[7..0] DERED[7..0] LE PLE Hsync Vsync BLKH ADCK /LVDS_EN r0 r1 b0 b1 g0 g1 ALARM DEBLU[7..0] DEGRN[7..0] DERED[7..0] LE PLE Hsync Vsync BLKH ADCK /LVDS_EN r0 r1 b0 b1 g0 g1 ALARM DEBLU[7..0] DEGRN[7..0] DERED[7..0] LE PLE Hsync Vsync BLKH ADCK /LVDS_EN r0 r1 b0 b1 g0 g1 11.DS90C387 SHEET10 G/Y_OUT[7..0] R/V_OUT[7..0] B/U_OUT[7..0] VHS VVS VCLK VHREF /23RESET 2300OE# G/Y_OUT[7..0] R/V_OUT[7..0] B/U_OUT[7..0] VHS VVS VCLK VHREF /23RESET 2300OE# G/Y_OUT[7..0] R/V_OUT[7..0] B/U_OUT[7..0] VHS VVS VCLK VHREF /23RESET 2300OE# 10.FLI2300
R26 R25 R24 R23 R22 R21 VCC GND R20 B17 B16 B15 B14 B13 B12 B11 B10 G17 G16 G15 G14 VCC GND G13 G12 PLLGND PLLGND PLLGND PLLVCC PLLVCC PLLSEL R_FDE CLKIN DUAL R_FB GND PRE G11 G10 BAL U200 DS90C387
20
21
22
PD/
23
24
B
PRE
25
DEGRN3
DEGRN2
DERED1
DERED0
DERED7
DERED6
DERED5
DERED4
DERED3
DERED2
ADCK
2VCC 2VCC_PLL R204 0R 2VCC
R_FB
GND
2VCC GND
B
GND GND
DEGRN[7..0] DERED[7..0] ADCK /LVDS_EN
1
Hsync Vsync BLKH R200 33R R201 33R
+3.3V_DECSW 2VCC FB200 1 SEC_SDA SCL_SCL 2 C200 10uF/16V C201 C202 C203 C204 0.1uF 0.1uF 0.1uF 0.1uF
L200 2.2uH/0.5A/<1R 1 2
Y1 Pb1 Pr1
23SDCLKI 23SDCLK 23SDDQM 23SDCS# 23SDBA0 23SDBA1 23SDCAS# 23SDRAS# 23SDWE# 23SDA[10..0] 23SDD[31..0]
DEC1CLK DEC1Y[7..0] MSTR_SDA MSTR_SCL
C
DEC1ODD DEC1VS DEC1HS
SHEET 5 RXC+ RXCRX2+ RX2RX1+ RX1RX0+ RX0RED+ REDGREEN+ GREENBLUE+ BLUESOG AHS AVS DVI_SCL DVI_SDA VGA_SCL VGA_SDA VGA_CAB DVI_CAB HD_SEL YPBPR_SEL PS_ON
C
51
GND 2VCC_LVDS GND
GND
GND
VCC
VCC
LVDSGND
Hsync
Vsync
G20
G21
G22
G23
G24
G25
G26
G27
B20
B21
B22
B23
B24
B25
B26
R27
B27
DE
FOR NEC PDP
A0M A0P 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 R263 4k7 R261 STD+3.3V 4k7 RHRH+ SEC_SDA SEC_SCL RFRF+ RGRG+ GND CON30 RDRD+ RERE+ RCLKRCLK+ GND RE+ RERD+ RDRCLK+ RCLKRC+ RCRB+ RBRA+ RARBRB+ RCRC+ GND R203 0R R202 10K RARA+ ALARM ALARM PS+ PSMSEL RH+ RHRG+ RGRF+ RF1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 P39 GND GND ALARM GND PS+ PSMSEL GND RH+ RHRG+ RGRF+ RFGND RE+ RERD+ RDRCLK+ RCLKGND RC+ RCRB+ RBRA+ RAGND GND GND
SHEET 9 V_P Y_P C_P POINT DEC2Y[7..0] DEC2HS DEC2ODD DEC2VS DEC2CLK DEC2DV MSTR_SDA MSTR_SCL ADC_IN1 /DEC_RESET CC_INT2 09.PIP Video DEC1CLK DEC1Y[7..0] DEC2Y[7..0] DEC2HS DEC2ODD DEC2VS DEC2CLK DEC2DV DEC2Y[7..0] DEC2HS DEC2ODD DEC2VS DEC2CLK DEC2DV
D
D
SEC_SDA SEC_SCL
03. Graphic Inputs SHEET 4 04. Video Decoder VOLUME IO_MUTE IO_STBY ADC_IN2 PCRXD PCTXD TEXT_SEL VOLUME IO_MUTE IO_STBY ADC_IN2 PCRXD PCTXD TEXT_SEL VOLUME IO_MUTE IO_STBY ADC_IN2 PCRXD PCTXD TEXT_SEL SEC_SDA SEC_SCL MSTR_SDA MSTR_SCL /DEC_RESET CC_INT1 FSDATA[0..31] FSADDR[0..11] FSCLK+ FSCLKFSDQS FSCKE /FSRAS /FSCAS /FSWE FSBKSEL0 FSBKSEL1 FSDQM[0..3] FSDATA[0..31] FSADDR[0..11] FSCLK+ FSCLKFSDQS FSCKE /FSRAS /FSCAS /FSWE FSBKSEL0 FSBKSEL1 FSDQM[0..3] Y1 Pb1 Pr1
SHEET 6 FSDATA[0..31] FSADDR[0..11] FSCLK+ FSCLKFSDQS FSCKE /FSRAS /FSCAS /FSWE FSBKSEL0 FSBKSEL1 FSDQM[0..3] 06. Frame Store SHEET 7 OCMDATA[0..7] OCMADDR[0..19] /OCM_WE /OCM_RE /ROM_CS 23SDCLKI 23SDCLK 23SDDQM 23SDCS# 23SDBA0 23SDBA1 23SDCAS# 23SDRAS# 23SDWE# 23SDA[10..0] 23SDD[31..0]
C209 C210 0.1uF 0.1uF 75 67 55 64 63 62 61 60 59 58 68 57 56 53 74 73 72 71 70 69 66 65 54 52 GND 2VCC 76 b1 b0 g1 g0 r1 b1 b0 g1 g0 r1 77 78 79 80 81 82 83 r0 r0 DEBLU1 DEBLU0