TEXAS INSTRUMENTS-PRODUCTION DATA
Stellaris?LM3S1651Microcontroller
DATA SHEET
Copyright?2007-2012 DS-LM3S1651-11425
Copyright
Copyright?2007-2012Texas Instruments Incorporated All rights reserved.Stellaris and StellarisWare?are registered trademarks of Texas Instruments Incorporated.ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited.Other names and brands may be claimed as the property of others.
PRODUCTION DATA information is current as of publication date.Products conform to specifications per the terms of Texas Instruments standard warranty.Production processing does not necessarily include testing of all parameters.
Please be aware that an important notice concerning availability,standard warranty,and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Texas Instruments Incorporated
108Wild Basin,Suite350
Austin,TX78746
https://www.doczj.com/doc/d79651441.html,/stellaris
https://www.doczj.com/doc/d79651441.html,/sc/technical-support/product-information-centers.htm
Stellaris?LM3S1651Microcontroller
Table of Contents
Revision History (28)
About This Document (36)
Audience (36)
About This Manual (36)
Related Documents (36)
Documentation Conventions (37)
1Architectural Overview (39)
1.1Overview (39)
1.2Target Applications (41)
1.3Features (41)
1.3.1ARM Cortex-M3Processor Core (41)
1.3.2On-Chip Memory (43)
1.3.3Serial Communications Peripherals (44)
1.3.4System Integration (48)
1.3.5Advanced Motion Control (54)
1.3.6Analog (56)
1.3.7JTAG and ARM Serial Wire Debug (57)
1.3.8Packaging and Temperature (58)
1.4Hardware Details (58)
2The Cortex-M3Processor (59)
2.1Block Diagram (60)
2.2Overview (61)
2.2.1System-Level Interface (61)
2.2.2Integrated Configurable Debug (61)
2.2.3Trace Port Interface Unit(TPIU) (62)
2.2.4Cortex-M3System Component Details (62)
2.3Programming Model (63)
2.3.1Processor Mode and Privilege Levels for Software Execution (63)
2.3.2Stacks (63)
2.3.3Register Map (64)
2.3.4Register Descriptions (65)
2.3.5Exceptions and Interrupts (78)
2.3.6Data Types (78)
2.4Memory Model (78)
2.4.1Memory Regions,Types and Attributes (80)
2.4.2Memory System Ordering of Memory Accesses (80)
2.4.3Behavior of Memory Accesses (81)
2.4.4Software Ordering of Memory Accesses (81)
2.4.5Bit-Banding (83)
2.4.6Data Storage (85)
2.4.7Synchronization Primitives (85)
2.5Exception Model (86)
2.5.1Exception States (87)
2.5.2Exception Types (87)
2.5.3Exception Handlers (90)
Table of Contents
2.5.4Vector Table (91)
2.5.5Exception Priorities (92)
2.5.6Interrupt Priority Grouping (92)
2.5.7Exception Entry and Return (92)
2.6Fault Handling (94)
2.6.1Fault Types (95)
2.6.2Fault Escalation and Hard Faults (95)
2.6.3Fault Status Registers and Fault Address Registers (96)
2.6.4Lockup (96)
2.7Power Management (96)
2.7.1Entering Sleep Modes (97)
2.7.2Wake Up from Sleep Mode (97)
2.8Instruction Set Summary (98)
3Cortex-M3Peripherals (102)
3.1Functional Description (102)
3.1.1System Timer(SysTick) (102)
3.1.2Nested Vectored Interrupt Controller(NVIC) (103)
3.1.3System Control Block(SCB) (105)
3.1.4Memory Protection Unit(MPU) (105)
3.2Register Map (110)
3.3System Timer(SysTick)Register Descriptions (112)
3.4NVIC Register Descriptions (116)
3.5System Control Block(SCB)Register Descriptions (129)
3.6Memory Protection Unit(MPU)Register Descriptions (158)
4JTAG Interface (168)
4.1Block Diagram (169)
4.2Signal Description (169)
4.3Functional Description (170)
4.3.1JTAG Interface Pins (170)
4.3.2JTAG TAP Controller (172)
4.3.3Shift Registers (172)
4.3.4Operational Considerations (173)
4.4Initialization and Configuration (175)
4.5Register Descriptions (176)
4.5.1Instruction Register(IR) (176)
4.5.2Data Registers (178)
5System Control (180)
5.1Signal Description (180)
5.2Functional Description (180)
5.2.1Device Identification (181)
5.2.2Reset Control (181)
5.2.3Non-Maskable Interrupt (186)
5.2.4Power Control (186)
5.2.5Clock Control (187)
5.2.6System Control (194)
5.3Initialization and Configuration (196)
5.4Register Map (196)
5.5Register Descriptions (198)
Stellaris?LM3S1651Microcontroller 6Hibernation Module (283)
6.1Block Diagram (284)
6.2Signal Description (284)
6.3Functional Description (285)
6.3.1Register Access Timing (285)
6.3.2Hibernation Clock Source (286)
6.3.3System Implementation (287)
6.3.4Battery Management (288)
6.3.5Real-Time Clock (288)
6.3.6Battery-Backed Memory (289)
6.3.7Power Control Using HIB (289)
6.3.8Power Control Using VDD3ON Mode (289)
6.3.9Initiating Hibernate (289)
6.3.10Waking from Hibernate (289)
6.3.11Interrupts and Status (290)
6.4Initialization and Configuration (290)
6.4.1Initialization (290)
6.4.2RTC Match Functionality(No Hibernation) (291)
6.4.3RTC Match/Wake-Up from Hibernation (291)
6.4.4External Wake-Up from Hibernation (292)
6.4.5RTC or External Wake-Up from Hibernation (292)
6.5Register Map (292)
6.6Register Descriptions (293)
7Internal Memory (310)
7.1Block Diagram (310)
7.2Functional Description (310)
7.2.1SRAM (311)
7.2.2ROM (311)
7.2.3Flash Memory (313)
7.3Register Map (318)
7.4Flash Memory Register Descriptions(Flash Control Offset) (319)
7.5Memory Register Descriptions(System Control Offset) (331)
8Micro Direct Memory Access(μDMA) (347)
8.1Block Diagram (348)
8.2Functional Description (348)
8.2.1Channel Assignments (349)
8.2.2Priority (350)
8.2.3Arbitration Size (350)
8.2.4Request Types (350)
8.2.5Channel Configuration (351)
8.2.6Transfer Modes (353)
8.2.7Transfer Size and Increment (361)
8.2.8Peripheral Interface (361)
8.2.9Software Request (361)
8.2.10Interrupts and Errors (362)
8.3Initialization and Configuration (362)
8.3.1Module Initialization (362)
8.3.2Configuring a Memory-to-Memory Transfer (362)
Table of Contents
8.3.3Configuring a Peripheral for Simple Transmit (364)
8.3.4Configuring a Peripheral for Ping-Pong Receive (365)
8.3.5Configuring Channel Assignments (368)
8.4Register Map (368)
8.5μDMA Channel Control Structure (369)
8.6μDMA Register Descriptions (376)
9General-Purpose Input/Outputs(GPIOs) (405)
9.1Signal Description (405)
9.2Functional Description (410)
9.2.1Data Control (411)
9.2.2Interrupt Control (412)
9.2.3Mode Control (413)
9.2.4Commit Control (413)
9.2.5Pad Control (414)
9.2.6Identification (414)
9.3Initialization and Configuration (414)
9.4Register Map (415)
9.5Register Descriptions (418)
10General-Purpose Timers (461)
10.1Block Diagram (462)
10.2Signal Description (462)
10.3Functional Description (465)
10.3.1GPTM Reset Conditions (466)
10.3.2Timer Modes (466)
10.3.3DMA Operation (472)
10.3.4Accessing Concatenated Register Values (473)
10.4Initialization and Configuration (473)
10.4.1One-Shot/Periodic Timer Mode (473)
10.4.2Real-Time Clock(RTC)Mode (474)
10.4.3Input Edge-Count Mode (474)
10.4.4Input Edge Timing Mode (475)
10.4.5PWM Mode (476)
10.5Register Map (476)
10.6Register Descriptions (477)
11Watchdog Timers (508)
11.1Block Diagram (509)
11.2Functional Description (509)
11.2.1Register Access Timing (510)
11.3Initialization and Configuration (510)
11.4Register Map (510)
11.5Register Descriptions (511)
12Analog-to-Digital Converter(ADC) (533)
12.1Block Diagram (534)
12.2Signal Description (535)
12.3Functional Description (537)
12.3.1Sample Sequencers (537)
12.3.2Module Control (538)
Stellaris?LM3S1651Microcontroller 12.3.3Hardware Sample Averaging Circuit (540)
12.3.4Analog-to-Digital Converter (541)
12.3.5Differential Sampling (544)
12.3.6Internal Temperature Sensor (547)
12.3.7Digital Comparator Unit (547)
12.4Initialization and Configuration (552)
12.4.1Module Initialization (552)
12.4.2Sample Sequencer Configuration (553)
12.5Register Map (553)
12.6Register Descriptions (555)
13Universal Asynchronous Receivers/Transmitters(UARTs) (613)
13.1Block Diagram (614)
13.2Signal Description (614)
13.3Functional Description (616)
13.3.1Transmit/Receive Logic (616)
13.3.2Baud-Rate Generation (617)
13.3.3Data Transmission (618)
13.3.4Serial IR(SIR) (618)
13.3.5ISO7816Support (619)
13.3.6Modem Handshake Support (619)
13.3.7LIN Support (621)
13.3.8FIFO Operation (622)
13.3.9Interrupts (623)
13.3.10Loopback Operation (624)
13.3.11DMA Operation (624)
13.4Initialization and Configuration (624)
13.5Register Map (625)
13.6Register Descriptions (627)
14Synchronous Serial Interface(SSI) (677)
14.1Block Diagram (678)
14.2Signal Description (678)
14.3Functional Description (679)
14.3.1Bit Rate Generation (680)
14.3.2FIFO Operation (680)
14.3.3Interrupts (680)
14.3.4Frame Formats (681)
14.3.5DMA Operation (688)
14.4Initialization and Configuration (689)
14.5Register Map (690)
14.6Register Descriptions (691)
15Inter-Integrated Circuit(I2C)Interface (719)
15.1Block Diagram (720)
15.2Signal Description (720)
15.3Functional Description (721)
15.3.1I2C Bus Functional Overview (721)
15.3.2Available Speed Modes (723)
15.3.3Interrupts (724)
15.3.4Loopback Operation (725)
Table of Contents
15.3.5Command Sequence Flow Charts (726)
15.4Initialization and Configuration (733)
15.5Register Map (734)
15.6Register Descriptions(I2C Master) (735)
15.7Register Descriptions(I2C Slave) (748)
16Inter-Integrated Circuit Sound(I2S)Interface (757)
16.1Block Diagram (758)
16.2Signal Description (758)
16.3Functional Description (760)
16.3.1Transmit (761)
16.3.2Receive (765)
16.4Initialization and Configuration (767)
16.5Register Map (768)
16.6Register Descriptions (769)
17Analog Comparators (794)
17.1Block Diagram (794)
17.2Signal Description (795)
17.3Functional Description (796)
17.3.1Internal Reference Programming (796)
17.4Initialization and Configuration (798)
17.5Register Map (799)
17.6Register Descriptions (799)
18Pulse Width Modulator(PWM) (807)
18.1Block Diagram (808)
18.2Signal Description (809)
18.3Functional Description (812)
18.3.1PWM Timer (812)
18.3.2PWM Comparators (812)
18.3.3PWM Signal Generator (814)
18.3.4Dead-Band Generator (815)
18.3.5Interrupt/ADC-Trigger Selector (815)
18.3.6Synchronization Methods (815)
18.3.7Fault Conditions (816)
18.3.8Output Control Block (817)
18.4Initialization and Configuration (818)
18.5Register Map (818)
18.6Register Descriptions (821)
19Quadrature Encoder Interface(QEI) (880)
19.1Block Diagram (880)
19.2Signal Description (881)
19.3Functional Description (882)
19.4Initialization and Configuration (885)
19.5Register Map (885)
19.6Register Descriptions (886)
20Pin Diagram (903)
21Signal Tables (905)
21.1100-Pin LQFP Package Pin Tables (906)
Stellaris?LM3S1651Microcontroller 21.2108-Ball BGA Package Pin Tables (937)
21.3Connections for Unused Signals (968)
22Operating Characteristics (970)
23Electrical Characteristics (971)
23.1Maximum Ratings (971)
23.2Recommended Operating Conditions (971)
23.3Load Conditions (972)
23.4JTAG and Boundary Scan (972)
23.5Power and Brown-Out (974)
23.6Reset (975)
23.7On-Chip Low Drop-Out(LDO)Regulator (976)
23.8Clocks (976)
23.8.1PLL Specifications (976)
23.8.2PIOSC Specifications (977)
23.8.3Internal30-kHz Oscillator Specifications (977)
23.8.4Hibernation Clock Source Specifications (978)
23.8.5Main Oscillator Specifications (978)
23.8.6System Clock Specification with ADC Operation (979)
23.9Sleep Modes (979)
23.10Hibernation Module (979)
23.11Flash Memory (981)
23.12Input/Output Characteristics (981)
23.13Analog-to-Digital Converter(ADC) (982)
23.14Synchronous Serial Interface(SSI) (983)
23.15Inter-Integrated Circuit(I2C)Interface (985)
23.16Inter-Integrated Circuit Sound(I2S)Interface (986)
23.17Analog Comparator (987)
23.18Current Consumption (988)
23.18.1Nominal Power Consumption (988)
23.18.2Maximum Current Consumption (989)
A Register Quick Reference (991)
B Ordering and Contact Information (1021)
B.1Ordering Information (1021)
B.2Part Markings (1021)
B.3Kits (1022)
B.4Support Information (1022)
C Package Information (1023)
C.1100-Pin LQFP Package (1023)
C.1.1Package Dimensions (1023)
C.1.2Tray Dimensions (1025)
C.1.3Tape and Reel Dimensions (1025)
C.2108-Ball BGA Package (1027)
C.2.1Package Dimensions (1027)
C.2.2Tray Dimensions (1029)
C.2.3Tape and Reel Dimensions (1030)
Table of Contents
List of Figures
Figure1-1.Stellaris LM3S1651Microcontroller High-Level Block Diagram (40)
Figure2-1.CPU Block Diagram (61)
Figure2-2.TPIU Block Diagram (62)
Figure2-3.Cortex-M3Register Set (64)
Figure2-4.Bit-Band Mapping (84)
Figure2-5.Data Storage (85)
Figure2-6.Vector Table (91)
Figure2-7.Exception Stack Frame (93)
Figure3-1.SRD Use Example (108)
Figure4-1.JTAG Module Block Diagram (169)
Figure4-2.Test Access Port State Machine (172)
Figure4-3.IDCODE Register Format (178)
Figure4-4.BYPASS Register Format (178)
Figure4-5.Boundary Scan Register Format (179)
Figure5-1.Basic RST Configuration (183)
Figure5-2.External Circuitry to Extend Power-On Reset (183)
Figure5-3.Reset Circuit Controlled by Switch (184)
Figure5-4.Power Architecture (187)
Figure5-5.Main Clock Tree (190)
Figure6-1.Hibernation Module Block Diagram (284)
https://www.doczj.com/doc/d79651441.html,ing a Crystal as the Hibernation Clock Source (287)
https://www.doczj.com/doc/d79651441.html,ing a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON
Mode (287)
Figure7-1.Internal Memory Block Diagram (310)
Figure8-1.μDMA Block Diagram (348)
Figure8-2.Example of Ping-PongμDMA Transaction (354)
Figure8-3.Memory Scatter-Gather,Setup and Configuration (356)
Figure8-4.Memory Scatter-Gather,μDMA Copy Sequence (357)
Figure8-5.Peripheral Scatter-Gather,Setup and Configuration (359)
Figure8-6.Peripheral Scatter-Gather,μDMA Copy Sequence (360)
Figure9-1.Digital I/O Pads (410)
Figure9-2.Analog/Digital I/O Pads (411)
Figure9-3.GPIODATA Write Example (412)
Figure9-4.GPIODATA Read Example (412)
Figure10-1.GPTM Module Block Diagram (462)
Figure10-2.Timer Daisy Chain (468)
Figure10-3.Input Edge-Count Mode Example (470)
Figure10-4.16-Bit Input Edge-Time Mode Example (471)
Figure10-5.16-Bit PWM Mode Example (472)
Figure11-1.WDT Module Block Diagram (509)
Figure12-1.Implementation of Two ADC Blocks (534)
Figure12-2.ADC Module Block Diagram (535)
Figure12-3.ADC Sample Phases (539)
Figure12-4.Doubling the ADC Sample Rate (540)
Figure12-5.Skewed Sampling (540)
Figure12-6.Sample Averaging Example (541)
Stellaris?LM3S1651Microcontroller Figure12-7.ADC Input Equivalency Diagram (542)
Figure12-8.Internal Voltage Conversion Result (543)
Figure12-9.External Voltage Conversion Result (544)
Figure12-10.Differential Sampling Range,V IN_ODD=1.5V (545)
Figure12-11.Differential Sampling Range,V IN_ODD=0.75V (546)
Figure12-12.Differential Sampling Range,V IN_ODD=2.25V (546)
Figure12-13.Internal Temperature Sensor Characteristic (547)
Figure12-14.Low-Band Operation(CIC=0x0and/or CTC=0x0) (550)
Figure12-15.Mid-Band Operation(CIC=0x1and/or CTC=0x1) (551)
Figure12-16.High-Band Operation(CIC=0x3and/or CTC=0x3) (552)
Figure13-1.UART Module Block Diagram (614)
Figure13-2.UART Character Frame (617)
Figure13-3.IrDA Data Modulation (619)
Figure13-4.LIN Message (621)
Figure13-5.LIN Synchronization Field (622)
Figure14-1.SSI Module Block Diagram (678)
Figure14-2.TI Synchronous Serial Frame Format(Single Transfer) (682)
Figure14-3.TI Synchronous Serial Frame Format(Continuous Transfer) (682)
Figure14-4.Freescale SPI Format(Single Transfer)with SPO=0and SPH=0 (683)
Figure14-5.Freescale SPI Format(Continuous Transfer)with SPO=0and SPH=0 (683)
Figure14-6.Freescale SPI Frame Format with SPO=0and SPH=1 (684)
Figure14-7.Freescale SPI Frame Format(Single Transfer)with SPO=1and SPH=0 (685)
Figure14-8.Freescale SPI Frame Format(Continuous Transfer)with SPO=1and SPH=0 (685)
Figure14-9.Freescale SPI Frame Format with SPO=1and SPH=1 (686)
Figure14-10.MICROWIRE Frame Format(Single Frame) (687)
Figure14-11.MICROWIRE Frame Format(Continuous Transfer) (688)
Figure14-12.MICROWIRE Frame Format,SSIFss Input Setup and Hold Requirements (688)
Figure15-1.I2C Block Diagram (720)
Figure15-2.I2C Bus Configuration (721)
Figure15-3.START and STOP Conditions (722)
https://www.doczj.com/doc/d79651441.html,plete Data Transfer with a7-Bit Address (722)
Figure15-5.R/S Bit in First Byte (723)
Figure15-6.Data Validity During Bit Transfer on the I2C Bus (723)
Figure15-7.Master Single TRANSMIT (727)
Figure15-8.Master Single RECEIVE (728)
Figure15-9.Master TRANSMIT with Repeated START (729)
Figure15-10.Master RECEIVE with Repeated START (730)
Figure15-11.Master RECEIVE with Repeated START after TRANSMIT with Repeated
START (731)
Figure15-12.Master TRANSMIT with Repeated START after RECEIVE with Repeated
START (732)
Figure15-13.Slave Command Sequence (733)
Figure16-1.I2S Block Diagram (758)
Figure16-2.I2S Data Transfer (761)
Figure16-3.Left-Justified Data Transfer (761)
Figure16-4.Right-Justified Data Transfer (761)
Figure17-1.Analog Comparator Module Block Diagram (794)
Figure17-2.Structure of Comparator Unit (796)
Table of Contents
https://www.doczj.com/doc/d79651441.html,parator Internal Reference Structure (797)
Figure18-1.PWM Module Diagram (809)
Figure18-2.PWM Generator Block Diagram (809)
Figure18-3.PWM Count-Down Mode (813)
Figure18-4.PWM Count-Up/Down Mode (814)
Figure18-5.PWM Generation Example In Count-Up/Down Mode (814)
Figure18-6.PWM Dead-Band Generator (815)
Figure19-1.QEI Block Diagram (881)
Figure19-2.Quadrature Encoder and Velocity Predivider Operation (884)
Figure20-1.100-Pin LQFP Package Pin Diagram (903)
Figure20-2.108-Ball BGA Package Pin Diagram(Top View) (904)
Figure23-1.Load Conditions (972)
Figure23-2.JTAG Test Clock Input Timing (973)
Figure23-3.JTAG Test Access Port(TAP)Timing (973)
Figure23-4.Power-On Reset Timing (974)
Figure23-5.Brown-Out Reset Timing (974)
Figure23-6.Power-On Reset and Voltage Parameters (975)
Figure23-7.External Reset Timing(RST) (975)
Figure23-8.Software Reset Timing (975)
Figure23-9.Watchdog Reset Timing (976)
Figure23-10.MOSC Failure Reset Timing (976)
Figure23-11.Hibernation Module Timing with Internal Oscillator Running in Hibernation (980)
Figure23-12.Hibernation Module Timing with Internal Oscillator Stopped in Hibernation (981)
Figure23-13.ADC Input Equivalency Diagram (983)
Figure23-14.SSI Timing for TI Frame Format(FRF=01),Single Transfer Timing
Measurement (984)
Figure23-15.SSI Timing for MICROWIRE Frame Format(FRF=10),Single Transfer (984)
Figure23-16.SSI Timing for SPI Frame Format(FRF=00),with SPH=1 (985)
Figure23-17.I2C Timing (986)
Figure23-18.I2S Master Mode Transmit Timing (986)
Figure23-19.I2S Master Mode Receive Timing (987)
Figure23-20.I2S Slave Mode Transmit Timing (987)
Figure23-21.I2S Slave Mode Receive Timing (987)
Figure C-1.Stellaris LM3S1651100-Pin LQFP Package Dimensions (1023)
Figure C-2.100-Pin LQFP Tray Dimensions (1025)
Figure C-3.100-Pin LQFP Tape and Reel Dimensions (1026)
Figure C-4.Stellaris LM3S1651108-Ball BGA Package Dimensions (1027)
Figure C-5.108-Ball BGA Tray Dimensions (1029)
Figure C-6.108-Ball BGA Tape and Reel Dimensions (1030)
Stellaris?LM3S1651Microcontroller
List of Tables
Table1.Revision History (28)
Table2.Documentation Conventions (37)
Table2-1.Summary of Processor Mode,Privilege Level,and Stack Use (64)
Table2-2.Processor Register Map (65)
Table2-3.PSR Register Combinations (70)
Table2-4.Memory Map (78)
Table2-5.Memory Access Behavior (81)
Table2-6.SRAM Memory Bit-Banding Regions (83)
Table2-7.Peripheral Memory Bit-Banding Regions (83)
Table2-8.Exception Types (89)
Table2-9.Interrupts (89)
Table2-10.Exception Return Behavior (94)
Table2-11.Faults (95)
Table2-12.Fault Status and Fault Address Registers (96)
Table2-13.Cortex-M3Instruction Summary (98)
Table3-1.Core Peripheral Register Regions (102)
Table3-2.Memory Attributes Summary (105)
Table3-3.TEX,S,C,and B Bit Field Encoding (108)
Table3-4.Cache Policy for Memory Attribute Encoding (109)
Table3-5.AP Bit Field Encoding (109)
Table3-6.Memory Region Attributes for Stellaris Microcontrollers (109)
Table3-7.Peripherals Register Map (110)
Table3-8.Interrupt Priority Levels (137)
Table3-9.Example SIZE Field Values (165)
Table4-1.JTAG_SWD_SWO Signals(100LQFP) (169)
Table4-2.JTAG_SWD_SWO Signals(108BGA) (170)
Table4-3.JTAG Port Pins State after Power-On Reset or RST assertion (171)
Table4-4.JTAG Instruction Register Commands (176)
Table5-1.System Control&Clocks Signals(100LQFP) (180)
Table5-2.System Control&Clocks Signals(108BGA) (180)
Table5-3.Reset Sources (181)
Table5-4.Clock Source Options (188)
Table5-5.Possible System Clock Frequencies Using the SYSDIV Field (191)
Table5-6.Examples of Possible System Clock Frequencies Using the SYSDIV2Field (191)
Table5-7.Examples of Possible System Clock Frequencies with DIV400=1 (192)
Table5-8.System Control Register Map (196)
Table5-9.RCC2Fields that Override RCC Fields (217)
Table6-1.Hibernate Signals(100LQFP) (284)
Table6-2.Hibernate Signals(108BGA) (285)
Table6-3.Hibernation Module Clock Operation (291)
Table6-4.Hibernation Module Register Map (293)
Table7-1.Flash Memory Protection Policy Combinations (314)
https://www.doczj.com/doc/d79651441.html,er-Programmable Flash Memory Resident Registers (318)
Table7-3.Flash Register Map (318)
Table8-1.μDMA Channel Assignments (349)
Table8-2.Request Type Support (351)
Table of Contents
Table8-3.Control Structure Memory Map (352)
Table8-4.Channel Control Structure (352)
Table8-5.μDMA Read Example:8-Bit Peripheral (361)
Table8-6.μDMA Interrupt Assignments (362)
Table8-7.Channel Control Structure Offsets for Channel30 (363)
Table8-8.Channel Control Word Configuration for Memory Transfer Example (363)
Table8-9.Channel Control Structure Offsets for Channel7 (364)
Table8-10.Channel Control Word Configuration for Peripheral Transmit Example (365)
Table8-11.Primary and Alternate Channel Control Structure Offsets for Channel8 (366)
Table8-12.Channel Control Word Configuration for Peripheral Ping-Pong Receive
Example (367)
Table8-13.μDMA Register Map (368)
Table9-1.GPIO Pins With Non-Zero Reset Values (406)
Table9-2.GPIO Pins and Alternate Functions(100LQFP) (406)
Table9-3.GPIO Pins and Alternate Functions(108BGA) (408)
Table9-4.GPIO Pad Configuration Examples (414)
Table9-5.GPIO Interrupt Configuration Example (415)
Table9-6.GPIO Pins With Non-Zero Reset Values (416)
Table9-7.GPIO Register Map (416)
Table9-8.GPIO Pins With Non-Zero Reset Values (429)
Table9-9.GPIO Pins With Non-Zero Reset Values (435)
Table9-10.GPIO Pins With Non-Zero Reset Values (437)
Table9-11.GPIO Pins With Non-Zero Reset Values (440)
Table9-12.GPIO Pins With Non-Zero Reset Values (447)
Table10-1.Available CCP Pins (462)
Table10-2.General-Purpose Timers Signals(100LQFP) (463)
Table10-3.General-Purpose Timers Signals(108BGA) (464)
Table10-4.General-Purpose Timer Capabilities (465)
Table10-5.Counter Values When the Timer is Enabled in Periodic or One-Shot Modes (466)
Table10-6.16-Bit Timer With Prescaler Configurations (467)
Table10-7.Counter Values When the Timer is Enabled in RTC Mode (468)
Table10-8.Counter Values When the Timer is Enabled in Input Edge-Count Mode (469)
Table10-9.Counter Values When the Timer is Enabled in Input Event-Count Mode (470)
Table10-10.Counter Values When the Timer is Enabled in PWM Mode (471)
Table10-11.Timers Register Map (476)
Table11-1.Watchdog Timers Register Map (511)
Table12-1.ADC Signals(100LQFP) (535)
Table12-2.ADC Signals(108BGA) (536)
Table12-3.Samples and FIFO Depth of Sequencers (537)
Table12-4.Differential Sampling Pairs (544)
Table12-5.ADC Register Map (553)
Table13-1.UART Signals(100LQFP) (615)
Table13-2.UART Signals(108BGA) (615)
Table13-3.Flow Control Mode (620)
Table13-4.UART Register Map (626)
Table14-1.SSI Signals(100LQFP) (679)
Table14-2.SSI Signals(108BGA) (679)
Table14-3.SSI Register Map (690)
Stellaris?LM3S1651Microcontroller Table15-1.I2C Signals(100LQFP) (720)
Table15-2.I2C Signals(108BGA) (720)
Table15-3.Examples of I2C Master Timer Period versus Speed Mode (724)
Table15-4.Inter-Integrated Circuit(I2C)Interface Register Map (734)
Table15-5.Write Field Decoding for I2CMCS[3:0]Field (740)
Table16-1.I2S Signals(100LQFP) (759)
Table16-2.I2S Signals(108BGA) (759)
Table16-3.I2S Transmit FIFO Interface (762)
Table16-4.Crystal Frequency(Values from3.5795MHz to5MHz) (763)
Table16-5.Crystal Frequency(Values from5.12MHz to8.192MHz) (763)
Table16-6.Crystal Frequency(Values from10MHz to14.3181MHz) (764)
Table16-7.Crystal Frequency(Values from16MHz to16.384MHz) (764)
Table16-8.I2S Receive FIFO Interface (766)
Table16-9.Audio Formats Configuration (768)
Table16-10.Inter-Integrated Circuit Sound(I2S)Interface Register Map (769)
Table17-1.Analog Comparators Signals(100LQFP) (795)
Table17-2.Analog Comparators Signals(108BGA) (795)
Table17-3.Internal Reference Voltage and ACREFCTL Field Values (797)
Table17-4.Analog Comparators Register Map (799)
Table18-1.PWM Signals(100LQFP) (810)
Table18-2.PWM Signals(108BGA) (811)
Table18-3.PWM Register Map (819)
Table19-1.QEI Signals(100LQFP) (881)
Table19-2.QEI Signals(108BGA) (882)
Table19-3.QEI Register Map (886)
Table21-1.GPIO Pins With Default Alternate Functions (905)
Table21-2.Signals by Pin Number (906)
Table21-3.Signals by Signal Name (916)
Table21-4.Signals by Function,Except for GPIO (925)
Table21-5.GPIO Pins and Alternate Functions (932)
Table21-6.Possible Pin Assignments for Alternate Functions (935)
Table21-7.Signals by Pin Number (937)
Table21-8.Signals by Signal Name (947)
Table21-9.Signals by Function,Except for GPIO (956)
Table21-10.GPIO Pins and Alternate Functions (963)
Table21-11.Possible Pin Assignments for Alternate Functions (966)
Table21-12.Connections for Unused Signals(100-Pin LQFP) (968)
Table21-13.Connections for Unused Signals(108-Ball BGA) (968)
Table22-1.Temperature Characteristics (970)
Table22-2.Thermal Characteristics (970)
Table22-3.ESD Absolute Maximum Ratings (970)
Table23-1.Maximum Ratings (971)
Table23-2.Recommended DC Operating Conditions (971)
Table23-3.JTAG Characteristics (972)
Table23-4.Power Characteristics (974)
Table23-5.Reset Characteristics (975)
Table23-6.LDO Regulator Characteristics (976)
Table23-7.Phase Locked Loop(PLL)Characteristics (976)
Table of Contents
Table23-8.Actual PLL Frequency (977)
Table23-9.PIOSC Clock Characteristics (977)
Table23-10.30-kHz Clock Characteristics (977)
Table23-11.Hibernation Clock Characteristics (978)
Table23-12.HIB Oscillator Input Characteristics (978)
Table23-13.Main Oscillator Clock Characteristics (978)
Table23-14.Supported MOSC Crystal Frequencies (978)
Table23-15.System Clock Characteristics with ADC Operation (979)
Table23-16.Sleep Modes AC Characteristics (979)
Table23-17.Hibernation Module Battery Characteristics (980)
Table23-18.Hibernation Module AC Characteristics (980)
Table23-19.Flash Memory Characteristics (981)
Table23-20.GPIO Module Characteristics (981)
Table23-21.ADC Characteristics (982)
Table23-22.ADC Module External Reference Characteristics (983)
Table23-23.ADC Module Internal Reference Characteristics (983)
Table23-24.SSI Characteristics (983)
Table23-25.I2C Characteristics (985)
Table23-26.I2S Master Clock(Receive and Transmit) (986)
Table23-27.I2S Slave Clock(Receive and Transmit) (986)
Table23-28.I2S Master Mode (986)
Table23-29.I2S Slave Mode (987)
Table23-30.Analog Comparator Characteristics (987)
Table23-31.Analog Comparator Voltage Reference Characteristics (988)
Table23-32.Nominal Power Consumption (988)
Table23-33.Detailed Current Specifications (989)
Table23-34.Hibernation Detailed Current Specifications (990)
Table B-1.Part Ordering Information (1021)
Stellaris?LM3S1651Microcontroller
List of Registers
The Cortex-M3Processor (59)
Register1:Cortex General-Purpose Register0(R0) (66)
Register2:Cortex General-Purpose Register1(R1) (66)
Register3:Cortex General-Purpose Register2(R2) (66)
Register4:Cortex General-Purpose Register3(R3) (66)
Register5:Cortex General-Purpose Register4(R4) (66)
Register6:Cortex General-Purpose Register5(R5) (66)
Register7:Cortex General-Purpose Register6(R6) (66)
Register8:Cortex General-Purpose Register7(R7) (66)
Register9:Cortex General-Purpose Register8(R8) (66)
Register10:Cortex General-Purpose Register9(R9) (66)
Register11:Cortex General-Purpose Register10(R10) (66)
Register12:Cortex General-Purpose Register11(R11) (66)
Register13:Cortex General-Purpose Register12(R12) (66)
Register14:Stack Pointer(SP) (67)
Register15:Link Register(LR) (68)
Register16:Program Counter(PC) (69)
Register17:Program Status Register(PSR) (70)
Register18:Priority Mask Register(PRIMASK) (74)
Register19:Fault Mask Register(FAULTMASK) (75)
Register20:Base Priority Mask Register(BASEPRI) (76)
Register21:Control Register(CONTROL) (77)
Cortex-M3Peripherals (102)
Register1:SysTick Control and Status Register(STCTRL),offset0x010 (113)
Register2:SysTick Reload Value Register(STRELOAD),offset0x014 (115)
Register3:SysTick Current Value Register(STCURRENT),offset0x018 (116)
Register4:Interrupt0-31Set Enable(EN0),offset0x100 (117)
Register5:Interrupt32-54Set Enable(EN1),offset0x104 (118)
Register6:Interrupt0-31Clear Enable(DIS0),offset0x180 (119)
Register7:Interrupt32-54Clear Enable(DIS1),offset0x184 (120)
Register8:Interrupt0-31Set Pending(PEND0),offset0x200 (121)
Register9:Interrupt32-54Set Pending(PEND1),offset0x204 (122)
Register10:Interrupt0-31Clear Pending(UNPEND0),offset0x280 (123)
Register11:Interrupt32-54Clear Pending(UNPEND1),offset0x284 (124)
Register12:Interrupt0-31Active Bit(ACTIVE0),offset0x300 (125)
Register13:Interrupt32-54Active Bit(ACTIVE1),offset0x304 (126)
Register14:Interrupt0-3Priority(PRI0),offset0x400 (127)
Register15:Interrupt4-7Priority(PRI1),offset0x404 (127)
Register16:Interrupt8-11Priority(PRI2),offset0x408 (127)
Register17:Interrupt12-15Priority(PRI3),offset0x40C (127)
Register18:Interrupt16-19Priority(PRI4),offset0x410 (127)
Register19:Interrupt20-23Priority(PRI5),offset0x414 (127)
Register20:Interrupt24-27Priority(PRI6),offset0x418 (127)
Register21:Interrupt28-31Priority(PRI7),offset0x41C (127)
Register22:Interrupt32-35Priority(PRI8),offset0x420 (127)
Table of Contents
Register23:Interrupt36-39Priority(PRI9),offset0x424 (127)
Register24:Interrupt40-43Priority(PRI10),offset0x428 (127)
Register25:Interrupt44-47Priority(PRI11),offset0x42C (127)
Register26:Interrupt48-51Priority(PRI12),offset0x430 (127)
Register27:Interrupt52-54Priority(PRI13),offset0x434 (127)
Register28:Software Trigger Interrupt(SWTRIG),offset0xF00 (129)
Register29:Auxiliary Control(ACTLR),offset0x008 (130)
Register30:CPU ID Base(CPUID),offset0xD00 (132)
Register31:Interrupt Control and State(INTCTRL),offset0xD04 (133)
Register32:Vector Table Offset(VTABLE),offset0xD08 (136)
Register33:Application Interrupt and Reset Control(APINT),offset0xD0C (137)
Register34:System Control(SYSCTRL),offset0xD10 (139)
Register35:Configuration and Control(CFGCTRL),offset0xD14 (141)
Register36:System Handler Priority1(SYSPRI1),offset0xD18 (143)
Register37:System Handler Priority2(SYSPRI2),offset0xD1C (144)
Register38:System Handler Priority3(SYSPRI3),offset0xD20 (145)
Register39:System Handler Control and State(SYSHNDCTRL),offset0xD24 (146)
Register40:Configurable Fault Status(FAULTSTAT),offset0xD28 (150)
Register41:Hard Fault Status(HFAULTSTAT),offset0xD2C (156)
Register42:Memory Management Fault Address(MMADDR),offset0xD34 (157)
Register43:Bus Fault Address(FAULTADDR),offset0xD38 (158)
Register44:MPU Type(MPUTYPE),offset0xD90 (159)
Register45:MPU Control(MPUCTRL),offset0xD94 (160)
Register46:MPU Region Number(MPUNUMBER),offset0xD98 (162)
Register47:MPU Region Base Address(MPUBASE),offset0xD9C (163)
Register48:MPU Region Base Address Alias1(MPUBASE1),offset0xDA4 (163)
Register49:MPU Region Base Address Alias2(MPUBASE2),offset0xDAC (163)
Register50:MPU Region Base Address Alias3(MPUBASE3),offset0xDB4 (163)
Register51:MPU Region Attribute and Size(MPUATTR),offset0xDA0 (165)
Register52:MPU Region Attribute and Size Alias1(MPUATTR1),offset0xDA8 (165)
Register53:MPU Region Attribute and Size Alias2(MPUATTR2),offset0xDB0 (165)
Register54:MPU Region Attribute and Size Alias3(MPUATTR3),offset0xDB8 (165)
System Control (180)
Register1:Device Identification0(DID0),offset0x000 (199)
Register2:Brown-Out Reset Control(PBORCTL),offset0x030 (201)
Register3:Raw Interrupt Status(RIS),offset0x050 (202)
Register4:Interrupt Mask Control(IMC),offset0x054 (204)
Register5:Masked Interrupt Status and Clear(MISC),offset0x058 (206)
Register6:Reset Cause(RESC),offset0x05C (208)
Register7:Run-Mode Clock Configuration(RCC),offset0x060 (210)
Register8:XTAL to PLL Translation(PLLCFG),offset0x064 (214)
Register9:GPIO High-Performance Bus Control(GPIOHBCTL),offset0x06C (215)
Register10:Run-Mode Clock Configuration2(RCC2),offset0x070 (217)
Register11:Main Oscillator Control(MOSCCTL),offset0x07C (220)
Register12:Deep Sleep Clock Configuration(DSLPCLKCFG),offset0x144 (221)
Register13:Precision Internal Oscillator Calibration(PIOSCCAL),offset0x150 (223)
Register14:Precision Internal Oscillator Statistics(PIOSCSTAT),offset0x154 (225)
Register15:I2S MCLK Configuration(I2SMCLKCFG),offset0x170 (226)
Stellaris?LM3S1651Microcontroller Register16:Device Identification1(DID1),offset0x004 (228)
Register17:Device Capabilities0(DC0),offset0x008 (230)
Register18:Device Capabilities1(DC1),offset0x010 (231)
Register19:Device Capabilities2(DC2),offset0x014 (233)
Register20:Device Capabilities3(DC3),offset0x018 (235)
Register21:Device Capabilities4(DC4),offset0x01C (238)
Register22:Device Capabilities5(DC5),offset0x020 (240)
Register23:Device Capabilities6(DC6),offset0x024 (242)
Register24:Device Capabilities7(DC7),offset0x028 (243)
Register25:Device Capabilities8ADC Channels(DC8),offset0x02C (247)
Register26:Device Capabilities9ADC Digital Comparators(DC9),offset0x190 (250)
Register27:Non-Volatile Memory Information(NVMSTAT),offset0x1A0 (252)
Register28:Run Mode Clock Gating Control Register0(RCGC0),offset0x100 (253)
Register29:Sleep Mode Clock Gating Control Register0(SCGC0),offset0x110 (256)
Register30:Deep Sleep Mode Clock Gating Control Register0(DCGC0),offset0x120 (259)
Register31:Run Mode Clock Gating Control Register1(RCGC1),offset0x104 (261)
Register32:Sleep Mode Clock Gating Control Register1(SCGC1),offset0x114 (264)
Register33:Deep-Sleep Mode Clock Gating Control Register1(DCGC1),offset0x124 (267)
Register34:Run Mode Clock Gating Control Register2(RCGC2),offset0x108 (270)
Register35:Sleep Mode Clock Gating Control Register2(SCGC2),offset0x118 (272)
Register36:Deep Sleep Mode Clock Gating Control Register2(DCGC2),offset0x128 (274)
Register37:Software Reset Control0(SRCR0),offset0x040 (276)
Register38:Software Reset Control1(SRCR1),offset0x044 (278)
Register39:Software Reset Control2(SRCR2),offset0x048 (281)
Hibernation Module (283)
Register1:Hibernation RTC Counter(HIBRTCC),offset0x000 (294)
Register2:Hibernation RTC Match0(HIBRTCM0),offset0x004 (295)
Register3:Hibernation RTC Match1(HIBRTCM1),offset0x008 (296)
Register4:Hibernation RTC Load(HIBRTCLD),offset0x00C (297)
Register5:Hibernation Control(HIBCTL),offset0x010 (298)
Register6:Hibernation Interrupt Mask(HIBIM),offset0x014 (301)
Register7:Hibernation Raw Interrupt Status(HIBRIS),offset0x018 (303)
Register8:Hibernation Masked Interrupt Status(HIBMIS),offset0x01C (305)
Register9:Hibernation Interrupt Clear(HIBIC),offset0x020 (307)
Register10:Hibernation RTC Trim(HIBRTCT),offset0x024 (308)
Register11:Hibernation Data(HIBDATA),offset0x030-0x12C (309)
Internal Memory (310)
Register1:Flash Memory Address(FMA),offset0x000 (320)
Register2:Flash Memory Data(FMD),offset0x004 (321)
Register3:Flash Memory Control(FMC),offset0x008 (322)
Register4:Flash Controller Raw Interrupt Status(FCRIS),offset0x00C (325)
Register5:Flash Controller Interrupt Mask(FCIM),offset0x010 (326)
Register6:Flash Controller Masked Interrupt Status and Clear(FCMISC),offset0x014 (327)
Register7:Flash Memory Control2(FMC2),offset0x020 (328)
Register8:Flash Write Buffer Valid(FWBVAL),offset0x030 (329)
Register9:Flash Control(FCTL),offset0x0F8 (330)
Register10:Flash Write Buffer n(FWBn),offset0x100-0x17C (331)
Register11:ROM Control(RMCTL),offset0x0F0 (332)
Table of Contents
Register12:Flash Memory Protection Read Enable0(FMPRE0),offset0x130and0x200 (333)
Register13:Flash Memory Protection Program Enable0(FMPPE0),offset0x134and0x400 (334)
Register14:Boot Configuration(BOOTCFG),offset0x1D0 (335)
Register15:User Register0(USER_REG0),offset0x1E0 (337)
Register16:User Register1(USER_REG1),offset0x1E4 (338)
Register17:User Register2(USER_REG2),offset0x1E8 (339)
Register18:User Register3(USER_REG3),offset0x1EC (340)
Register19:Flash Memory Protection Read Enable1(FMPRE1),offset0x204 (341)
Register20:Flash Memory Protection Read Enable2(FMPRE2),offset0x208 (342)
Register21:Flash Memory Protection Read Enable3(FMPRE3),offset0x20C (343)
Register22:Flash Memory Protection Program Enable1(FMPPE1),offset0x404 (344)
Register23:Flash Memory Protection Program Enable2(FMPPE2),offset0x408 (345)
Register24:Flash Memory Protection Program Enable3(FMPPE3),offset0x40C (346)
Micro Direct Memory Access(μDMA) (347)
Register1:DMA Channel Source Address End Pointer(DMASRCENDP),offset0x000 (370)
Register2:DMA Channel Destination Address End Pointer(DMADSTENDP),offset0x004 (371)
Register3:DMA Channel Control Word(DMACHCTL),offset0x008 (372)
Register4:DMA Status(DMASTAT),offset0x000 (377)
Register5:DMA Configuration(DMACFG),offset0x004 (379)
Register6:DMA Channel Control Base Pointer(DMACTLBASE),offset0x008 (380)
Register7:DMA Alternate Channel Control Base Pointer(DMAALTBASE),offset0x00C (381)
Register8:DMA Channel Wait-on-Request Status(DMAWAITSTAT),offset0x010 (382)
Register9:DMA Channel Software Request(DMASWREQ),offset0x014 (383)
Register10:DMA Channel Useburst Set(DMAUSEBURSTSET),offset0x018 (384)
Register11:DMA Channel Useburst Clear(DMAUSEBURSTCLR),offset0x01C (385)
Register12:DMA Channel Request Mask Set(DMAREQMASKSET),offset0x020 (386)
Register13:DMA Channel Request Mask Clear(DMAREQMASKCLR),offset0x024 (387)
Register14:DMA Channel Enable Set(DMAENASET),offset0x028 (388)
Register15:DMA Channel Enable Clear(DMAENACLR),offset0x02C (389)
Register16:DMA Channel Primary Alternate Set(DMAALTSET),offset0x030 (390)
Register17:DMA Channel Primary Alternate Clear(DMAALTCLR),offset0x034 (391)
Register18:DMA Channel Priority Set(DMAPRIOSET),offset0x038 (392)
Register19:DMA Channel Priority Clear(DMAPRIOCLR),offset0x03C (393)
Register20:DMA Bus Error Clear(DMAERRCLR),offset0x04C (394)
Register21:DMA Channel Assignment(DMACHASGN),offset0x500 (395)
Register22:DMA Peripheral Identification0(DMAPeriphID0),offset0xFE0 (396)
Register23:DMA Peripheral Identification1(DMAPeriphID1),offset0xFE4 (397)
Register24:DMA Peripheral Identification2(DMAPeriphID2),offset0xFE8 (398)
Register25:DMA Peripheral Identification3(DMAPeriphID3),offset0xFEC (399)
Register26:DMA Peripheral Identification4(DMAPeriphID4),offset0xFD0 (400)
Register27:DMA PrimeCell Identification0(DMAPCellID0),offset0xFF0 (401)
Register28:DMA PrimeCell Identification1(DMAPCellID1),offset0xFF4 (402)
Register29:DMA PrimeCell Identification2(DMAPCellID2),offset0xFF8 (403)
Register30:DMA PrimeCell Identification3(DMAPCellID3),offset0xFFC (404)
General-Purpose Input/Outputs(GPIOs) (405)
Register1:GPIO Data(GPIODATA),offset0x000 (419)
Register2:GPIO Direction(GPIODIR),offset0x400 (420)
Register3:GPIO Interrupt Sense(GPIOIS),offset0x404 (421)