Complex_Behavior_of_Switching_Power_Supply by Chi Kong Tse_bib
- 格式：pdf
- 大小：140.51 KB
- 文档页数：13
下载文档原格式
合集下载
【浙江省自然科学基金】_搜索算法_期刊发文热词逐年推荐_20140811
科研热词 遗传算法 粒子群算法 混合遗传算法 服务质量感知 图像分割 一维光子晶体 页面排序 随机行走 随机优化 链接欺骗 链接工厂 链接分析 配置空间搜索 配置序列 部分可重构系统 递阶优化 逐个pad分配 规则集学习 覆盖 蚁群规则学习算法 蚁群优化 自适应微粒群算法 自适应变异 网格计算 网格技术 网格工作流 编码问题 系统辨识 粒子群 粒子碰撞算法 简单化的m算法 空时分组编码 移动目标跟踪 禁带宽度 禁带 社会化搜索 相关性 电源网格 电源pads分配 状态空间模型 特征点 父子竞争 混合微粒群优化算法 水利工程管理 模板编码方法 模拟退火粒子群算法 模拟退火-遗传算法 极大似然估计 有限元分析 最大类间方差法 曝光 无线通信
推荐指数 3 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2009年 序号
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 多种群 51 多目标 52 多模板搜索
2008年 序号 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
科研热词 粒子进化 粒子群算法 无线传感网络 小水电 对等网络 马尔科夫链蒙特卡罗 非唯一性 隶属度函数 随机多图 附加正序网络 遗传算法 选择性集成 选择 连通度 运动估计 财务困境预测 规则选择 覆盖率 覆盖优化 蚁群优化算法 约束优化问题 禁忌搜索算法 神经网络 矢量量化 生日悖论 生存控制系统 环境水力学 状态格局 灰色案例推理 水电优化调度 水利工程管理 概率反演 权值扩展有限状态机 有效覆盖率 最近邻码字搜索 映射 旋转式分插机构 文化进化算法 文化算法 数学模型 数值化 故障定位 搜索算法 搜索模板 拥塞控制策略 对称分量法 客户测量数据 实证研究
面向私有问答系统的检索增强式大模型稳定输出方法
面向私有问答系统的检索增强式大模型稳定输出方法1. 内容概述随着信息时代的来临，互联网上的信息量呈现爆炸式增长，用户对于高效、准确的信息检索需求也日益增强。
在此背景下，私有问答系统应运而生，为用户提供了一种便捷、私密的信息获取途径。
现有的私有问答系统在处理复杂查询时，往往会出现信息检索不准确、输出结果不稳定等问题，影响了用户体验。
为了克服这些挑战，本文提出了一种面向私有问答系统的检索增强式大模型稳定输出方法。
该方法综合运用了深度学习、自然语言处理等多项技术，旨在提高私有问答系统在复杂查询场景下的信息检索准确性和输出结果的稳定性。
本文首先对私有问答系统中的大规模数据集进行预处理和分析，构建一个丰富的语义知识库。
利用深度学习模型对用户输入的问题进行语义理解和表示，捕捉问题的关键信息和意图。
在此基础上，结合自然语言处理技术，对问题进行扩展和细化，以提高检索的准确性。
本文提出的检索增强式大模型稳定输出方法，旨在解决私有问答系统中信息检索不准确、输出结果不稳定等问题，为用户提供更加智能、高效、稳定的信息检索服务。
1.1 背景与意义对于企业和机构来说，一个高效的问答系统可以作为内部知识库和专家咨询的重要工具，提高工作效率和决策质量。
通过将企业的专业知识和经验整合到问答系统中，可以为企业创造更多的价值。
对于学术界和研究人员来说，这将有助于解决当前面临的许多挑战，如语义理解、知识表示和推理等。
这也将为其他相关领域提供有益的借鉴和启示。
1.2 国内外研究现状许多科研团队和企业正积极开展面向私有问答系统的技术研究。
随着大数据和人工智能技术的不断进步，国内对于检索增强式大模型的研究逐渐深入。
研究者们致力于提高模型的准确性和稳定性，通过优化算法、改进模型结构等方式，取得了显著成果。
国内对于私有数据的保护也日益重视，如何在保护隐私的前提下实现高效的检索成为研究热点。
面向私有问答系统的检索增强式大模型的研究已经相对成熟，国外的科研团队在模型算法、数据处理和实际应用等方面都有丰富的经验。
面向私有问答系统的检索增强式大模型稳定输出方法
面向私有问答系统的检索增强式大模型稳定输出方法想象一下，你正在使用一个私人的问答系统，它就像是你的贴心小助手，随时为你解答疑问。
但是问题来了，虽然它挺聪明，回答也不错，可是它给出的答案就像是掉进了迷雾，完全不清楚自己在说啥，甚至有时候它的输出完全失去了稳定性，时好时坏，简直像是打了马赛克。
这个问题，你怎么解决呢？要说的就是“检索增强”这回事。
这个概念一点都不神秘，就是在回答问题时，系统能通过搜索相关的信息和资料，来增强自己给出的答案。
这就好比你在看书，突然遇到不会的词，你会翻一下字典。
没有这个增强功能的话，系统就像一个只能背口诀的学生，遇到新问题就会被打击得一塌糊涂。
可一旦加入了“检索增强”，就好比它变成了一个知识广博的大叔，什么都知道，回答起来得心应手。
这还不是死记硬背的那种死板，而是实时的搜索和理解，准确又快速。
听起来不错吧？然而，问题又来了，检索增强再强大，也不是万能的。
你想想，假如你今天在问一个问题，系统得通过大量的资料和信息进行筛选，这就像是给它丢了十万八千个问题的答案，让它从中挑选最适合的那个。
可问题是，假如它在这个筛选的过程中出了点小问题，选择了个不太靠谱的答案，那你得到的答案就可能是一团乱麻。
这种情况特别容易让人抓狂，明明是想问个简单的问题，结果系统弄得一头雾水。
就像是你去餐厅点了一个简单的牛排，结果厨师上了一盘不知道是什么东西的乱七八糟的料理。
为了避免这种情况，如何让系统的输出更加稳定，就成了一个大问题。
我们常说“稳定性是关键”，这话一点不假。
如果每次提问，得到的回答都千差万别，谁还敢继续使用？稳定性就是它的底盘，就像你开车，底盘稳了，车才不会颠簸得让你晕车。
你想想，检索增强如果能持续不断地给出清晰且相关的答案，用户的体验会好到爆炸。
试想一下，问一个问题，系统给出的回答总是精准且稳定，不仅让你看得懂，还能顺畅地把问题搞定，那该多爽！所以啊，要保持这种稳定性，就需要一些“稳妥”的方法。
人工智能机器学习特征选择之：Wrapper递归特征消除（FRE）
⼈⼯智能机器学习特征选择之：Wrapper递归特征消除（FRE）递归消除特征法使⽤⼀个基模型来进⾏多轮训练，每轮训练后，移除若⼲权值系数的特征，再基于新的特征集进⾏下⼀轮训练。
sklearn官⽅解释：对特征含有权重的预测模型(例如，线性模型对应参数coefficients)，RFE通过递归减少考察的特征集规模来选择特征。
⾸先，预测模型在原始特征上训练，每个特征指定⼀个权重。
之后，那些拥有最⼩绝对值权重的特征被踢出特征集。
如此往复递归，直⾄剩余的特征数量达到所需的特征数量。
RFECV 通过交叉验证的⽅式执⾏RFE，以此来选择最佳数量的特征：对于⼀个数量为d的feature的集合，他的所有的⼦集的个数是2的d次⽅减1(包含空集)。
指定⼀个外部的学习算法，⽐如SVM之类的。
通过该算法计算所有⼦集的validation error。
选择error最⼩的那个⼦集作为所挑选的特征from sklearn.feature_selection import RFEfrom sklearn.linear_model import LogisticRegression#递归特征消除法，返回特征选择后的数据#参数estimator为基模型#参数n_features_to_select为选择的特征个数RFE(estimator=LogisticRegression(), n_features_to_select=2).fit_transform(iris.data, iris.target)Recursive feature elimination：⼀个递归特征消除⽰例，展⽰在数字分类任务中，像素之间的相关性print(__doc__)from sklearn.svm import SVCfrom sklearn.datasets import load_digitsfrom sklearn.feature_selection import RFEimport matplotlib.pyplot as plt# Load the digits datasetdigits = load_digits()X = digits.images.reshape((len(digits.images), -1))y = digits.target# Create the RFE object and rank each pixelsvc = SVC(kernel="linear", C=1)rfe = RFE(estimator=svc, n_features_to_select=1, step=1)rfe.fit(X, y)ranking = rfe.ranking_.reshape(digits.images[0].shape)# Plot pixel rankingplt.matshow(ranking, cmap=plt.cm.Blues)plt.colorbar()plt.title("Ranking of pixels with RFE")plt.show()Recursive feature elimination with cross-validation：⼀个递归特征消除⽰例，通过交叉验证的⽅式⾃动调整所选特征的数量。
Investigation of the Virtual Synchronous Machine in the Island Mode
978-1-4799-0336-8/13/$31.00 ©2013 IEEE
2664
AC source/load
LC-filter
Three Phase VSC module
DC capacitor
Storage
VS
n
RS
LS
IO
VO
ab
R1
bc
L1
VI II
g1
a b c
g2
ห้องสมุดไป่ตู้g3
I DC
CDC
m
Jon Are Suul*†
†
Olav B. Fosso†
Department of Electric Power Engineering Norwegian University of Science and Technology 7495 Trondheim, Norway
as well as stand-alone mode, and can ensure load sharing in the same way as the droop-based controls for UPS systems and microgrids [9]-[12]. Moreover, a VSM inherently includes the function of inertia emulation, which is expected to be important in future power systems with limited physical inertia [4], [6]. Several alternative VSM implementations have been proposed during the last years. The first explicit proposal for a "Virtual Synchronous Machine," labeled VISMA, was published in English by Beck and Hesse in [1] and incorporated a full-order model of a conventional SM as part of the control system. The voltage measurements at the point of connection to the grid were used as input to an internal model, providing the currents that would have been produced by a real SM. VSM emulation was then achieved by imposing these currents as reference values for hysteresis current controllers. The same approach can also be adapted to reduced order SM models [2], [8]. The simplest VSM implementations emulate only the inertia and damping of a SM, represented by the traditional mechanical swing equation [13], [14]. The position of the virtual rotor inertia from the swing equation is then combined with a reactive power controller to directly provide output voltage references for PWM signal generation [8], [14]. This open loop approach ensures a simple control system structure, but complicates the implementation of current limiters and protection features in case of grid faults and other severe transients. To avoid the drawbacks of VSM implementations based on open loop voltage control, the voltage references determined by the inertia emulation and the reactive power control can be input to an inner control structure with cascaded voltage and current controllers [8], [15]. This approach is similar to the common microgrid control architectures where active and reactive power droops provide the references for inner cascaded voltage and current controllers [8], [12], [16], [17]. Current and voltage
DIgSILENT Simulation Language DSL Workshop presentatio教程
Dynamic Modelling Workshop
DIgSILENT GmbH
Overview
• DIgSILENT Simulation Language (DSL)
• DSL can describe:
– every linear or nonlinear system of differential equations. – dead times (e.g. ideal wave equations) – every arithmetic or logic expression (e.g. digital controllers). – every event (e.g. open breaker if x>y).
dx1 dt
=
x1
+
x2
+
dx2 dt
=
x1
− x2
+
yi
• General, Explicit System of Differential Equations:
xyrr&o==frgr((xrxr,,yryri i))
DSL Workshop, Dynamic Modeling
6
Example of a system / process: Steam Turbine
• A DSL model can be represented graphically.
• Macros are used to define: algebraic equations, basic control elements like PID, PTn or even complete physical subsystems like valve groups or excitation systems.
DIgSILENT GmbH
Overview
• DIgSILENT Simulation Language (DSL)
• DSL can describe:
– every linear or nonlinear system of differential equations. – dead times (e.g. ideal wave equations) – every arithmetic or logic expression (e.g. digital controllers). – every event (e.g. open breaker if x>y).
dx1 dt
=
x1
+
x2
+
dx2 dt
=
x1
− x2
+
yi
• General, Explicit System of Differential Equations:
xyrr&o==frgr((xrxr,,yryri i))
DSL Workshop, Dynamic Modeling
6
Example of a system / process: Steam Turbine
• A DSL model can be represented graphically.
• Macros are used to define: algebraic equations, basic control elements like PID, PTn or even complete physical subsystems like valve groups or excitation systems.
mc52ir3_hd说明
00.100 2010-12-13 MC52iR3_HD_v00.100 Confidential / Preliminary MC52iR3
Version: Date: DocId: Status Supported Products:
GENERAL NOTE THE USE OF THE PRODUCT INCLUDING THE SOFTWARE AND DOCUMENTATION (THE "PRODUCT") IS SUBJECT TO THE RELEASE NOTE PROVIDED TOGETHER WITH PRODUCT. IN ANY EVENT THE PROVISIONS OF THE RELEASE NOTE SHALL PREVAIL. THIS DOCUMENT CONTAINS INFORMATION ON CINTERION PRODUCTS. THE SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE AT CINTERION'S DISCRETION. CINTERION WIRELESS MODULES GMBH GRANTS A NON-EXCLUSIVE RIGHT TO USE THE PRODUCT. THE RECIPIENT SHALL NOT TRANSFER, COPY, MODIFY, TRANSLATE, REVERSE ENGINEER, CREATE DERIVATIVE WORKS; DISASSEMBLE OR DECOMPILE THE PRODUCT OR OTHERWISE USE THE PRODUCT EXCEPT AS SPECIFICALLY AUTHORIZED. THE PRODUCT AND THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS ONLY AND MAY CONTAIN DEFICIENCIES OR INADEQUACIES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CINTERION WIRELESS MODULES GMBH DISCLAIMS ALL WARRANTIES AND LIABILITIES. THE RECIPIENT UNDERTAKES FOR AN UNLIMITED PERIOD OF TIME TO OBSERVE SECRECY REGARDING ANY INFORMATION AND DATA PROVIDED TO HIM IN THE CONTEXT OF THE DELIVERY OF THE PRODUCT. THIS GENERAL NOTE SHALL BE GOVERNED AND CONSTRUED ACCORDING TO GERMAN LAW. Copyright Transmittal, reproduction, dissemination and/or editing of this document as well as utilization of its contents and communication thereof to others without express authorization are prohibited. Offenders will be held liable for payment of damages. All rights created by patent grant or registration of a utility model or design patent are reserved. Copyright © 2010, Cinterion Wireless Modules GmbH Trademark Notice Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. All other registered trademarks or trademarks mentioned in this document are property of their respective owners.
Version: Date: DocId: Status Supported Products:
GENERAL NOTE THE USE OF THE PRODUCT INCLUDING THE SOFTWARE AND DOCUMENTATION (THE "PRODUCT") IS SUBJECT TO THE RELEASE NOTE PROVIDED TOGETHER WITH PRODUCT. IN ANY EVENT THE PROVISIONS OF THE RELEASE NOTE SHALL PREVAIL. THIS DOCUMENT CONTAINS INFORMATION ON CINTERION PRODUCTS. THE SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE AT CINTERION'S DISCRETION. CINTERION WIRELESS MODULES GMBH GRANTS A NON-EXCLUSIVE RIGHT TO USE THE PRODUCT. THE RECIPIENT SHALL NOT TRANSFER, COPY, MODIFY, TRANSLATE, REVERSE ENGINEER, CREATE DERIVATIVE WORKS; DISASSEMBLE OR DECOMPILE THE PRODUCT OR OTHERWISE USE THE PRODUCT EXCEPT AS SPECIFICALLY AUTHORIZED. THE PRODUCT AND THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS ONLY AND MAY CONTAIN DEFICIENCIES OR INADEQUACIES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CINTERION WIRELESS MODULES GMBH DISCLAIMS ALL WARRANTIES AND LIABILITIES. THE RECIPIENT UNDERTAKES FOR AN UNLIMITED PERIOD OF TIME TO OBSERVE SECRECY REGARDING ANY INFORMATION AND DATA PROVIDED TO HIM IN THE CONTEXT OF THE DELIVERY OF THE PRODUCT. THIS GENERAL NOTE SHALL BE GOVERNED AND CONSTRUED ACCORDING TO GERMAN LAW. Copyright Transmittal, reproduction, dissemination and/or editing of this document as well as utilization of its contents and communication thereof to others without express authorization are prohibited. Offenders will be held liable for payment of damages. All rights created by patent grant or registration of a utility model or design patent are reserved. Copyright © 2010, Cinterion Wireless Modules GmbH Trademark Notice Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. All other registered trademarks or trademarks mentioned in this document are property of their respective owners.
FPGA可编程逻辑器件芯片XCZU3CG-2SFVC784E中文规格书
Table 6-10 defines the TX buffering and phase-alignment attributes.DescriptionUsing the TX BufferTo use the TX buffer to resolve phase differences between the domains, TX_BUFFER_USEmust be set to TRUE. The buffer should be reset whenever TXBUFSTATUS indicates anoverflow or an underflow. The buffer can be reset using GTXRESET (see “Reset,” page 101)Table 6-10:TX Buffering and Phase-Alignment Attributes AttributeType DescriptionOVERSAMPLE_MODE Boolean This shared attribute activates the built-in 5x digital oversampling circuits inboth GTX_DUAL transceivers. Oversampling is supported between 1/10th ofthe lower border of the shared PMA PLL operating range and 4/10th of theupper border of the shared PMA PLL operating range. For data rates that needa PLL clock without oversampling that is below one-half of the lower borderof the shared PMA PLL, oversampling is mandatory to ensure that the sharedPMA PLL operates in its frequency range.TRUE: Built-in 5x digital oversampling enabled for both GTX transceiverson the tileFALSE: Digital oversampling disabledSee “Oversampling,” page 185 for more details about 5x digital oversampling.PLL_TXDIVSEL_OUT_0PLL_TXDIVSEL_OUT_1Integer Divides the PLL clock to produce a high-speed TX clock. Because both edges of the clock are used, the divided clock must run at one-half the desired TX line rate. Available divider settings are 1, 2, and 4. Each GTX transceiver has a separate PLL_TXDIVSEL_OUT. See “Parallel In to Serial Out,” page 149.PMA_TX_CFG_0PMA_TX_CFG_120-bit Hex TX channel specific settings. The default value is 20'h80082.TX_BUFFER_USE_0TX_BUFFER_USE_1Boolean This attribute must be set to TRUE when the TX buffer is used.TRUE: Use the TX buffer.FALSE: Bypass the TX buffer. The phase-alignment circuit must be usedwhen TX_BUFFER_USE is FALSE.(1)TX_XCLK_SEL0TX_XCLK_SEL1String Selects the clock used to drive the clock domain in the PCS following the TXbuffer. When using the TX buffer, this attribute is set to TXOUT .The attribute must be set as follows:TXOUT: Use when TX_BUFFER_USE = TRUETXUSR: Use when TX_BUFFER_USE = FALSE (1)TXRX_INVERT0TXRX_INVERT13-bit BinaryControls inverters that optimize the clock paths within the GTX transceiverfor different modes of operation. When using the TX buffer, this attribute mustbe set to 3'b011.The attribute must be set as follows:011: Use when TX_BUFFER_USE =TRUE111: Use when TX_BUFFER_USE =FALSE (1)Notes:1.Bypassing the TX buffer is an advanced feature and is not recommended for normal operation. TX buffer bypass operation can be guaranteed only under certain system-level conditions and data rates.TX Out-of-Band/Beacon Signaling TX Out-of-Band/Beacon SignalingOverviewEach GTX transceiver provides support for generating the Out-of-Band (OOB) sequencesdescribed in the Serial ATA (SATA) specification and beaconing described in the PCIExpress specification. See Appendix B, “OOB/Beacon Signaling,” for an overview of OOBsignaling and how it is used in these protocols.GTX_DUAL support for SATA OOB signaling consists of the analog circuitry required toencode the OOB signal state and state machines to format bursts of OOB signals for SATACOM sequences (COMRESET, COMWAKE, and COMINIT). Each GTX transceiver alsosupports SATA auto-negotiation by allowing the timing of the COM sequences to bechanged based on the divider settings used for the TX line rate.GTX_DUAL supports beaconing as described in the PHY Interface for the PCI Express (PIPE)Specification. The format of the beacon sequence is controlled by the FPGA logic.Ports and AttributesTable6-20 describes the ports that control OOB/beacon signaling.Table 6-20:TX OOB/Beacon Signaling PortsPort Direction Domain DescriptionRXSTATUS0[2:0] RXSTATUS1[2:0]Out RXUSRCLK2The decoding of RXSTATUS[2:0] depends on the setting ofRX_STATUS_FMT:•When RX_STATUS_FMT = PCIE:RXSTATUS is not used for PCIe TXELECIDLE•When RX_STATUS_FMT = SATA:RXSTATUS[0]: TXCOMSTART operation completeRXSTATUS[1]: COMWAKE signal receivedRXSTATUS[2]: COMRESET/COMINIT signal receivedTXCOMSTART0 TXCOMSTART1In TXUSRCLK2Initiates the transmission of the COM* sequence selected byTXCOMTYPE (SATA only).TXCOMTYPE0 TXCOMTYPE1In TXUSRCLK2Selects the type of COM signal to send (SATA only):0: COMRESET/COMINIT1: COMWAKETXELECIDLE0 TXELECIDLE1In TXUSRCLK2When in the P2 power state, this signal controls whether anelectrical idle or a beacon indication is driven out onto the TX pair.TXPOWERDOWN0[1:0] TXPOWERDOWN1[1:0]In TXUSRCLK2Powers down the TX lanes. When in PCIe mode, the GTX_DUALtile must be in the P2 power state (TXPOWERDOWN = 11) togenerate beacon signaling. Use TXPOWERDOWN = 00 for SATAOOB signaling.Table 6-21 defines the OOB/beacon signaling attributes.DescriptionThe GTX_DUAL tile supports two signaling modes: one for SATA operations and one for PCI Express operations. The use of these two mechanisms is mutually exclusive.Beacon Signaling for PCI Express OperationsBeacon signaling for PCI Express operations is performed when the GTX_DUAL tile is in the P2 power state. Transmission of a beacon is initiated by the deassertion ofTXELECIDLE, as shown in Figure 6-26. FPGA control logic controls beacon timing by the sequencing of TXELECIDLE.OOB Signaling for SAT A OperationsOOB signaling for SATA operation is initiated through the use of the TXELECIDLE, TXCOMSTART, and TXCOMTYPE ports. When TXELECIDLE is held High, assertion of TXCOMSTART for one TXUSRCLK2 cycle initiates the transmission of a COM sequence. The type of COM sequence generated is controlled by the TXCOMTYPE port as shown in Table 6-20.The number of bursts in the COM sequence is controlled by the COM_BURST_VALattribute. The timing of the COM sequences transmitted is correct as long as the PLL clock (see “Shared PMA PLL,” page 86) is set to 1.5GHz, and PLL_TXDIVSEL_OUT for each channel is set to either 1 (for a 3.0 Gb/s SATA Generation 2 rate) or 2 (for a 1.5 Gb/s SATA Generation 1 rate).Table 6-21:TX OOB/Beacon Signaling Attributes Attribute TypeDescription COM_BURST_VAL_0COM_BURST_VAL_14-bit Binary Number of bursts in a COM sequence.PLL_SATA_0PLL_SATA_1Boolean Tie to FALSE. When FALSE, PLL_SATA allows TXSATA operations to work at the SATA Generation1 (1.5Gb/s) or SATA Generation2 (3Gb/s) rate.PLL_TXDIVSEL_OUT_0PLL_TXDIVSEL_OUT_1IntegerSets the divider for the TX line rate for theindividual GTX transceiver. Can be set to 1, 2, or 4.Figure 6-26:Beacon Generation for PCI Express Operations10.“Configurable Loss-of-Sync State Machine,” page 19711.“Configurable 8B/10B Decoder,” page 20012.“Configurable RX Elastic Buffer and Phase Alignment,” page 20313.“Configurable Clock Correction,” page 21114.“Configurable Channel Bonding (Lane Deskew),” page 21815.“RX Gearbox,” page 23116.“FPGA RX Interface,” page 236RX Termination and EqualizationOverviewThe first stage of the RX datapath in each GTX transceiver is the RX current mode logic(CML)receiver. This block determines the value of the incoming high-speed differentialsignal.At high speeds, error-free data reception requires good signal integrity. The CML receiverincludes circuits to allow the termination of the channel to be optimized for the bestpossible signal integrity.The receiver also features an RX equalization circuit that allows it to compensate for high-frequency losses in the channel, improving the quality of the received signal. This circuitcan be tuned to meet the specific requirements of the physical channel used in the design.RX Termination and EqualizationTable 7-2 describes the attributes and settings regarding termination for both receivers of the GTX_DUAL tile.DescriptionThe GTX_DUAL receivers are connected via differential pad pairs RXN and RXP to the transmission line on the board. The receiver includes four main features for optimizing signal integrity:•Optional Built-in AC Coupling •Configurable Termination Impedance •Configurable Termination Voltage •Optional 4-Mode Active Linear EqualizationTable 7-2:RX Termination and Equalization Attributes Attribute Type DescriptionAC_CAP_DIS_0AC_CAP_DIS_1Boolean Bypasses the built-in AC coupling in the receiver. Use this attribute whenDC coupling is required. The default for this attribute is FALSE for PCIExpress designs. For all other protocols, the default setting is TRUE.TRUE: Built-in AC coupling capacitors are bypassed. DC coupling to the receiver is possible.FALSE: Built-in AC coupling capacitors are enabled.See Chapter 10, “GTX-to-Board Interface,” for details about when it isappropriate to add an additional external AC coupling capacitor based ondata rate or protocol.CM_TRIM_0CM_TRIM_12-bit Binary Adjusts the input common mode levels. These levels are automatically setin the RocketIO™ GTX Transceiver Wizard.RCV_TERM_GND_0RCV_TERM_GND_1Boolean Activates the Ground reference for the receiver termination network. Thedefault for this attribute is TRUE for PCI Express designs. For all otherprotocols, the default setting is FALSE.TRUE: Ground reference for receiver termination activated.FALSE: Ground reference for receiver termination disabled.See Table 7-4, page 165 for valid combinations of RX terminationattributes. Must be set to TRUE for PCI Express designs.RCV_TERM_VTTRX_0RCV_TERM_VTTRX_1BooleanActivates MGTAVTTRX reference for receiver termination network. Thedefault for this attribute is FALSE for PCI Express designs. For all otherprotocols, the default setting is TRUE. Set to FALSE when using ACcoupling.TRUE: MGTAVTTRX reference for receiver termination activated.FALSE: MGTAVTTRX reference for receiver termination disabled.See Table 7-4, page 165 for valid combinations of RX terminationattributes.TERMINATION_IMP_0TERMINATION_IMP_1Integer Selects the termination impedance for the TX driver and RX CML receiver.See Chapter 10, “GTX-to-Board Interface,” for details on calibration of impedance values.Always set to 50 to select 50Ω termination impedance. The RocketIO GTXTransceiver Wizard automatically sets this parameter to 50.。
逻辑函数的粗糙集表达及最小化方法
逻辑函数的粗糙集表达及最小化方法粗糙集理论是Z. Pawlak于1982年提出的，它是一种用来处理不确定性、模糊性和不完备性的一种数学模型。
粗糙集理论的基本思想是，利用一组属性来描述对象，通过这些属性来划分对象之间的相似度和差异度。
在粗糙集理论中，逻辑函数是一种重要的表达形式。
逻辑函数是通过布尔代数的方式来表达逻辑关系的函数形式，例如AND、OR和NOT等。
在粗糙集理论中，逻辑函数通常可以用来表示集合的包含关系或者近似关系。
逻辑函数的表达可以使用联结词来连接属性，例如AND和OR代表交集和并集。
使用逻辑函数可以方便地表示对象之间的相似性和差异性。
例如，对于一些对象a，可以使用逻辑函数来表示与其相似的对象集合，即具有相同属性的对象。
而与其不相似的对象，则可以使用逻辑函数的补运算来表示。
代数化简是一种常见的逻辑函数最小化方法，它通过运用布尔代数的基本定律和规则，对逻辑函数进行逻辑等价变换和化简，以达到最简形式。
代数化简的过程通常包括合并项、消除项和引入项等步骤。
卡诺图是一种图形化的逻辑函数最小化方法，它通过绘制真值表的方式来构造一个二维的格状图，格状图中的每个格子对应一个逻辑函数的项，通过寻找相邻格子之间的距离来合并相似项，从而实现逻辑函数的最小化。
奎因-麦克劳林展开是一种逻辑函数最小化的代数方法，它利用逻辑代数的展开定理，将逻辑函数展开成最简的形式。
展开的过程通常可以通过二项定理和相似项的合并来进行，以达到逻辑函数的最小化。
在实际应用中，根据需求选择合适的逻辑函数表达形式和最小化方法是非常重要的。
不同的逻辑函数表达形式和最小化方法适用于不同的问题和计算环境。
因此，在应用粗糙集理论中，需要根据具体情况选择合适的方法和技术来处理逻辑函数的表达和最小化问题。
综上所述，逻辑函数的粗糙集表达及最小化方法是粗糙集理论中的重要部分，它可以帮助我们处理不确定性、模糊性和不完备性的问题。
逻辑函数的表达使用布尔代数的方式来描述逻辑关系，可以方便地表示对象之间的相似性和差异性。
诺瓦科技无线LED控制卡LED多媒体播放器TB8详细参数说明书
Taurus SeriesMultimedia PlayersTB8Specifications Doc u ment V ersion:V1.3.2Doc u ment Number:NS120100363Copyright © 2018 Xi’an NovaStar Tech Co., Ltd. All Rights Reserved.No part of this document may be copied, reproduced, extracted or transmitted in any form or by any means without the prior written consent of Xi’an NovaStar Tech Co., Ltd.Trademarkis a trademark of Xi’an NovaStar Tech Co., Ltd.Statementi TB8 SpecificationsTable of ContentsTable of ContentsYou are welcome to use the product of Xi’an NovaStar Tech Co., Ltd. (hereinafter referred to asNovaStar). This document is intended to help you understand and use the product. For accuracy and reliability, NovaStar may make improvements and/or changes to this document at any time and without notice. If you experience any problems in use or have any suggestions, please contact us via contact info given in document. We will do our best to solve any issues, as well as evaluate and implement any suggestions.Table of Contents (ii)1 Overview (1)1.1 Introduction ..................................................................................................................................................11.2 Application (1)2 Features (3)2.1 Synchronization mechanism for multi-screen playing (3)2.2 Powerful Processing Capability (3)2.3 Omnidirectional Control Plan (3)2.4 Synchronous and Asynchronous Dual-Mode (4)2.5 Dual-Wi-Fi Mode ..........................................................................................................................................42.5.1 Wi-Fi AP Mode (5)2.5.2 Wi-Fi Sta Mode (5)2.5.3 Wi-Fi AP+Sta Mode (5)3 Hardware Structure (7)3.1 Appearance (7)3.1.1 Front Panel (7)3.1.2 Rear Panel ................................................................................................................................................83.2 Dimensions (9)4 Software Structure (10)4.1 System Software (10)4.2 Related Configuration Software (10)5 Product Specifications ................................................................................................................ 116 Audio and Video Decoder Specifications (13)6.1 Image (13)6.1.1 Decoder (13)6.1.2 Encoder (13)6.2 Audio (14)6.2.1 Decoder (14)6.2.2 Encoder (14)6.3 Video (15)ii Table of Contents6.3.1 Decoder (15)6.3.2 Encoder ..................................................................................................................................................16iiiTB8 Specifications 1 Overview1 Overview 1.1 IntroductionTaurus series products are NovaStar's second generation of multimedia playersdedicated to small and medium-sized full-color LED displays.TB8 of the Taurus series products (hereinafter referred to as “TB8”) feature followingadvantages, better satisfying users’ requirements:●Loading capacity up to 2,300,000 pixels●Synchronization mechanism for multi-screen playing●Powerful processing capability●Omnidirectional control plan●Synchronous and asynchronous dual-mode●Dual-Wi-Fi mode Note:If the user has a high demand on synchronization, the time synchronization module isrecommended. For details, please consult our technical staff.In addition to solution publishing and screen control via PC, mobile phones and LAN,the omnidirectional control plan also supports remote centralized publishing andmonitoring.1.2 ApplicationTaurus series products can be widely used in LED commercial display field, such asbar screen, chain store screen, advertising machine, mirror screen, retail storescreen, door head screen, on board screen and the screen requiring no PC.Classification of Taurus’ application cases is shown in Table 1-1. Table1 Overviewaurus Series Multimedia PlayersTB8 Specifications2 Features 2.1 Synchronization mechanism for multi-screen playingThe TB8 support switching on/off function of synchronous display.When synchronous display is enabled, the same content can be played on differentdisplays synchronously if the time of different TB8 units are synchronous with oneanother and the same solution is being played.2.2 Powerful Processing CapabilityThe TB8 features powerful hardware processing capability:● 1.5 GHz eight-core processor●Support for H.265 4K high-definition video hardware decoding playback●Support for 1080P video hardware decoding● 2 GB operating memory●8 GB on-board internal storage space with 4 GB available for users2.3 Omnidirectional Control PlanControl Plan Connecting Mode User Terminal Related SoftwareSolution publishing and screen control through mobile phone Wi-Fi Mobile phone andPadViPlex HandyCluster remote solution publishing and screen control Wi-Fi AP+StaWiredMobile phone, Padand PCVNNOXViPlex HandyViPlex ExpressCluster remote monitoring Wi-Fi AP+StaWiredMobile phone, Padand PCNovaiCareViPlex HandyViPlex ExpressCluster control plan is a new internet control plan featuring following advantages:●More efficient: Use the cloud service mode to process services through a uniformplatform. For example, VNNOX is used to edit and publish solutions, andNovaiCare is used to centrally monitor display status.●More reliable: Ensure the reliability based on active and standby disasterrecovery mechanism and data backup mechanism of the server.●More safe: Ensure the system safety through channel encryption, data fingerprintand permission management.●Easier to use: VNNOX and NovaiCare can be accessed through Web. As long asthere is internet, operation can be performed anytime and anywhere.●More effective: This mode is more suitable for the commercial mode ofadvertising industry and digital signage industry, and makes informationspreading more effective.2.4 Synchronous and Asynchronous Dual-ModeThe TB8 supports synchronous and asynchronous dual-mode, allowing moreapplication cases and being user-friendly.When internal video source is applied, the TB8 is in asynchronous mode; whenHDMI-input video source is used, the TB8 is in synchronous mode. Content can bescaled and displayed to fit the screen size automatically in synchronous mode.Users can manually and timely switch between synchronous and asynchronousmodes, as well as set HDMI priority.2.5 Dual-Wi-Fi ModeThe TB8 have permanent Wi-Fi AP and support the Wi-Fi Sta mode, carryingadvantages as shown below:●Completely cover Wi-Fi connection scene. The TB8 can be connected to throughself-carried Wi-Fi AP or the external router.●Completely cover client terminals. Mobile phone, Pad and PC can be used to login TB8 through wireless network.●Require no wiring. Display management can be managed at any time, havingimprovements in efficiency.TB8’s Wi-Fi AP signal strength is related to the transmit distance and environment.Users can change the Wi-Fi antenna as required.2.5.1 Wi-Fi AP ModeUsers connect the Wi-Fi AP of a TB8 to directly access the TB8. The SSID is “AP +the last 8 digits of the SN”, for example, “AP10000033”, and the default passwordis“12345678”.Configure an external router for a TB8 and users can access the TB8 by connectingthe external router. If an external router is configured for multiple TB8 units, a LAN canbe created. Users can access any of the TB8 via the LAN.2.5.2 Wi-Fi Sta Mode2.5.3 Wi-Fi AP+Sta ModeIn Wi-Fi AP+ Sta connection mode, users can either directly access the TB8 or accessinternet through bridging connection. Upon the cluster solution, VNNOX andNovaiCare can realize remote solution publishing and remote monitoring respectivelythrough the Internet.3Hardware Structure3.1 Appearance3.1.1 Front PanelName DescriptionPWR Power status indicatorAlways on: Power input is normal.System status indicator● Flashing once every other 2 seconds: The system is operating normally.● Flashing once every other second: The system is installing the upgrade package.● Flashing once every other 0.5 second: The system isdownloading data from the Internet or copying the upgrade package.● Always on/off: The system is operating abnormally. CLOUDInternet connection status indicator● Always on: The unit is connected to the Internet and the connection status is normal.● Flashing once every other 2 seconds: The unit is connected to VNNOX and the connection status is normal.SYSFigure 3-1 Front panel of the TB8 Note: All product pictures shown in this document are for illustration purpose only. Actual product may vary.Table 3-1 Description of TB8 front panelW i Fi-S TA COM1AUDIO OUT Audio output3.1.2 RearPanelFigure 3-2 Rear panel of the TB8Note: All product pictures shown in this document are for illustration purpose only.Actual product may vary.Table 3-2 Description of TB8 rear panelName DescriptionRESET Factory reset buttonPress and hold the button for 5 seconds to reset the unit tofactory settings.LED OUT Output Ethernet portON/OFF Power switch100-240V~,50/60Hz Power inputUnit: mmaurus Series Multimedia PlayersTB8 Specifications 4 Software Structure4 Software Structure4.1 System Software●Android operating system software●Android terminal application software●FPGA programNote: The third-party applications are not supported.4.2 Related Configuration SoftwareTable 4-1 Related configuration softwareNovaLCTaurus Series Multimedia Players TB8 Specifications5 Product Specifications5Product Specifications8 GB on-board with 4 GBavailable 0°C–50°CListDimensions for usersPacking informationmensions ( H ×W×D )5 Product SpecificationsAntennaaurus Series Multimedia Players TB8 SpecificationsAudio and Video Decoder6.1.2 EncoderType Codec Supported Image SizeMaximum Data RateRemarks JPEGJPEG Baseline96×32 pixels~8176×8176 pixels90Mpixels/Second JFIF 1.02 N/A6Type Codec Supported Image Size Container RemarksJPEGJFIF1.02JPG, JPEGNot SupportNon-interleaved Scan Software support SRGB JPEGSoftware support Adobe RGB JPEGBMP BMP No Restriction BMP N/A GIF GIF No Restriction GIF N/A PNG PNG No Restriction PNG N/A WEBPWEBPNo RestrictionWEBPN/A48 × 48 p ixels~8176 × 8176 pixel sSpecifications6.1 Image6.1.1 Decoder6.2 AudioOGG, OGA8KHZ~48AMR-NB 2HZ~ 48 1H.264.6.3.2 EncoderMOV, 3GPM bps。
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
[1]R.H.Abraham and C.D.S haw,Dynamics—The Geometry of Behavior,Reading MA:Addison-Wesley,1992.[2]K.T.Alligood,T.D.Sauer and J.A.Yorke,Chaos:An Introductionto Dynamical Systems,New York:Springer-Verlag,1996.[3]J.Argyris,G.Faust and M.Haase,An Exploration of Chaos,Amster-dam:Elsevier Science BV,1994.[4] D.K.Arrowsmith and C.M.Place,An Introduction to DynamicalSystems,Cambridge:Cambridge University Press,1990.[5] A.El Aroudi,Hopf bifurcation and chaos from torus breakdown in apwm voltage-controlled dc/dc boost converters,IEEE Transactions on Circuits and Systems Part I,vol.46,no.11,pp.1374–1382,1999.[6]S.Banerjee,Coexisting attractors,chaotic saddles,and fractal basins ina power electronic circuit,IEEE Transactions on Circuits and SystemsPart I,vol.44,no.9,pp.847–849,1997.[7]S.Banerjee and K.Chakrabarty,Nonlinear modeling and bifurcationsin the boost converter,IEEE Transactions on Power Electronics,vol.13, no.2,pp.252–260,1998.[8]S.Banerjee,M.S.Karthik,G.H.Yuan and J.A.Yorke,Bifurcationsin one-dimensional piecewise smooth maps—theory and applications in switching circuits,IEEE Transactions on Circuits and Systems Part I, vol.47,no.3,pp.389–394,2000.[9]S.Banerjee,P.Ranjan and C.Grebogi,Bifurcation in two-dimensionalpiecewise smooth maps—theory and applications in switching cir-cuits,IEEE Transactions on Circuits and Systems Part I,vol.47,no.5, pp.633–643,2000.[10]S.Banerjee,E.Ott,J.A.Yorke and G.H.Yuan,Anomalous bifur-cations in dc-dc converters:borderline collisions in piecewise smooth maps,IEEE Power Electronics Specialists Conference Record,pp.1337–1344,1997.[11]S.Banerjee and G.Verghese(Editors),Nonlinear Phenomena in PowerElectronics:Attractors,Bifurcations,Chaos,and Nonlinear Control, New York:IEEE Press,2001.[12] A.L.Baranovski,A.M¨o gel,W.Schwarz and O.Woywode,Statisticalanalysis of a dc-dc converter,Proceedings of International Workshop on Nonlinear Dynamics of Electronic Systems,pp.15–18,1999.[13]R.M.Bass,B.S.Heck and R.A.Khan,Average modeling of current-controlled converters:instability prediction,International Journal of Electronics,vol.77,no.5,pp.613–628,1994.[14]M.di Bernardo,C.J.Budd and A.R.Champneys,Grazing and border-collision in piecewise-smooth systems:a unified analytical framework, Physics Review Letters,vol.86,no.12,pp.2553–2556,2000.[15]M.di Bernardo,C.J.Budd and A.R.Champneys,Corner collisionimplies border collision,Physica D,vol.154,pp.171–194,2001. [16]M.di Bernardo,E.Fossas,G.Olivar and F.Vasca,Secondary bifur-cations and high-periodic orbits in voltage controlled buck converter, International Journal of Bifurcation and Chaos,vol.12,No.7,pp.2755–2771,1997.[17]M.di Bernardo,F.Garofalo,L.Glielmo and F.Vasca,Quasi-periodicbehaviours in dc-dc converters,IEEE Power Electronics Specialists Con-ference Record,pp.1376–1381,1996.[18]M.di Bernardo,L.Glielmo,F.Garofalo and F.Vasca,Switching,bifur-cations and chaos in dc/dc converters,IEEE Transactions on Circuits and Systems Part I,vol.45,no.2,pp.133–141,1998.[19]M.di Bernardo and F.Vasca,Discrete-time maps for the analysis of bi-furcations and chaos in dc/dc converters,IEEE Transactions on Circuits and Systems Part I,vol.47,no.2,pp.130–143,2000.[20] B.K.Bose,Modern Power Electronics:Evolution,Technology and Ap-plications,New York:IEEE Press,1992.[21]R.W.Brockett and J.R.Wood,Understanding power converter chaoticbehavior in protective and abnormal modes,Proceedings of Powercon II,1984.[22] A.Capel,G.Ferrante,D.O’Sullivan and A.Weinberg,Application ofthe injected-current control model for the dynamic analysis of switching regulators with a new concept of LC3modulator,IEEE Power Electron-ics Specialists Conference Record,pp.135–147,1978.[23]W.C.Y.Chan and C.K.Tse,A universal bifurcation path conjec-tured from current-programmed switching converters,Proceedings of International Symposium on Nonlinear Theory and Its Applications, (NOLTA’96),Japan,pp.121–124,1996.[24]W.C.Y.Chan and C.K.Tse,On the form of feedback function thatcan lead to chaos in discontinuous-mode dc/dc converters,IEEE Power Electronics Specialists Conference Record,pp.1317–1322,1997.[25]W. C.Y.Chan and C.K.Tse,Study of bifurcation in current-programmed dc/dc boost converters:from quasiperiodicity to period-doubling,IEEE Transactions on Circuits and Systems Part I,vol.44, no.12,pp.1129–1142,1997.[26]W.C.Y.Chan and C.K.Tse,Bifurcations in current-programmeddc/dc buck switching regulators—conjecturing a universal bifurcation path,International Journal of Circuit Theory and Applications,vol.26, no.2,pp.127–145,1998.[27]K.Chakrabarty,G.Podder and S.Banerjee,Bifurcation behavior ofbuck converter,IEEE Transactions on Power Electronics,vol.11,no.3, pp.439–447,1995.[28]G.Chen(Editor),Controlling Chaos and Bifurcations in EngineeringSystems,Boca Raton:CRC Press,2000.[29]G.Chen and X.Dong,From Chaos to Order:Methodologies,Perspec-tives and Applications,Singapore:World Scientific,1998.[30]G.Chen and T.Ueta(Editors),Chaos in Circuits and Systems,Singa-pore:World Scientific,2002.[31]W.K.Chen(Editor),The Circuits and Filters Handbook,Boca Raton:CRC Press,1995.[32]Y.Chen and A.Y.T.Leung,Bifurcation and Chaos in Engineering,New York:Springer-Verlag,1998.[33]G.C.Chryssis,High-Frequency Switching Power Supplies:Theory andDesign,New York:McGraw Hill,1989.[34]L.O.Chua,M.Hasler,J.Neirynck and P.Verburgh,Dynamics of apiecewise linear resonant circuit,IEEE Transactions on Circuits and Systems Part I,vol.29,no.8,pp.535–547,1982.[35]L.O.Chua,C.W.Wu,A.Huang and G.Q.Zhong,A universal circuitfor studying and generating chaos—Part I:routes to chaos,IEEE Trans-actions on Circuits and Systems Part I,vol.40,no.10,pp.732–744, 1993.[36]L.O.Chua,C.W.Wu,A.Huang and G.Q.Zhong,A universal circuitfor studying and generating chaos—Part II:strange attactors,IEEE Transactions on Circuits and Systems Part I,vol.40,no.10,pp.745–761,1993.[37]S.´Cuk and R.D.Middlebrook,A new optimum topology switching dc-to-dc converter,IEEE Power Electronics Specialists Conference Record, pp.160–179,1977.[38]J.H.B.Deane,Chaos in a current-mode controlled boost converter,IEEE Transactions on Circuits and Systems Part I,vol.39,no.8, pp.680–683,1992.[39]J.H.B.Deane and D.C.Hamill,Instability,subharmonics,and chaosin power electronic circuits,IEEE Transactions on Power Electronics, vol.5,no.3,pp.260–268,1990.[40]J.H.B.Deane and D.C.Hamill,Improvement of power supply EMCby chaos,IEE Electronics Letters,vol.32,p.1045,1996.[41]R.L.Devaney,Introduction to Chaotic Dynamical Systems,New York:Addison-Wesley,1989.[42]L.H.Dixon Jr.,High power factor preregulator for off-line power sup-plies,Unitrode Switching Regulated Power Supply Design Manual,Pa-per12,SEM-700,1990.[43]I.Dobson,Stability of ideal thyristor and diode switching circuits,IEEETransactions on Circuits and Systems Part I,vol.42,no.9,pp.517–529, 1995.[44]P.G.Drazin,Nonlinear Systems,Cambridge UK:Cambridge UniversityPress,1992.[45] C.C.Fang and E.H.Abed,Saddle-node and Neimark bifurcations inpwm converters,in Nonlinear Phenomena in Power Electronics:Attrac-tors,Bifurcations,Chaos and Nonlinear Control,Edited by S.Banerjee and G.Verghese,Section5.4,pp.229–240,New York:IEEE Press, 2001.[46]N.Femia,G.Spagnuolo and V.Tucci,State-space models and orderreduction for dc-dc switching converters in discontinuous mode,IEEE Transactions on Power Electronics,vol.10,no.6,pp.640–650,1995.[47]J.A.Ferreira,P.R.Willcock and S.R.Holm,Sources,paths andtraps of conducted EMI in switch mode circuits,Proceedings of IEEE Industry Applications Conference,pp.1584–1591,1997.[48] E.Fossas and G.Olivar,Study of chaos in the buck converter,IEEETransactions on Circuits and Systems Part I,vol.43,no.1,pp.13–25, 1996.[49] D.S.Garabandic and T.B.Petrovic,Modeling parallel operating PWMDC/DC power supplies,IEEE Transactions on Industrial Electronics, vol.42,no.5,pp.545–550,1995.[50]R.Giral,L.Martinez-Salamero and S.Singer,Interleaved convertersoperation based on CMC,IEEE Transactions on Power Electronics, vol.14,no.4,pp.643–652,1999.[51]J.Gleick,Chaos:Making a New Science,New York:Viking,1987.[52] C.Grebogi,E.Ott and J.A.Yorke,Crisis,sudden changes in chaoticattractors,and transient chaos,Physica D,vol.7D,pp.181–200,1983.[53]J.Guckenheimer and P.Holmes,Nonlinear Oscillations,Dynamical Sys-tems and Bifurcations of Vector Fields,New York:Springer-Verlag, 1983.[54] D.Gulick,Encounters with Chaos,New York:McGraw Hill,1992.[55]J.Hale,Ordinary Differential Equations,New York:Wiley,1969.[56]J.Hale and H.Kocak,Dynamics and Bifurcations,New York:Springer-Verlag,1991.[57]N.Hall(Editor),Exploring Chaos:A Guide to the New Science ofDisorder,New York:Norton,1991.[58] D.C.Hamill,Power electronics:afield rich in nonlinear dynamics,Pro-ceedings of International Specialists’Workshop on Nonlinear Dynamics of Electronic Systems,pp.165–177,1995.[59] D.C.Hamill,S.Banerjee and G.C.Verghese,Chapter1:Introduc-tion,in Nonlinear Phenomena in Power Electronics,S.Banerjee andG.C.Verghese(Eds.),New York:IEEE Press,2001.[60] D.C.Hamill,J.H.B.Deane and D.J.Jefferies,Modeling of chaoticdc/dc converters by iterative nonlinear mappings,IEEE Transactions on Power Electronics,vol.7,no.1,pp.25–36,1992.[61] D.C.Hamill and D.J.Jefferies,Subharmonics and chaos in a controlledswitched-mode power converter,IEEE Transactions on Circuits and Systems Part I,vol.35,no.8,pp.1059–1061,1988.[62]M.Hasler,Electrical circuits with chaotic behavior,Proceedings ofIEEE,vol.75,no.8,pp.1009–1021,August1987.[63] C.Hayashi,Nonlinear Oscillations in Physical Systems,New York:Mc-Graw Hill,1964.[64] C.Hayashi,Y.Ueda and H.Kawakami,Solutions of Duffing’s equationusing mapping concepts,Proceedings of International Conference on Nonlinear Oscillations,Prague,pp.25–40,1968.[65]R.C.Hilborn,Chaos and Nonlinear Dynamics:An Introduction forScientists and Engineers,New York:Oxford University Press,2000. [66] B.Holland,Modelling,analysis and compensation of the current-modeconverter,Proceedings of Powercon11,pp.I-2-1–I-2-6,1984.[67]H.H.C.Iu and C.K.Tse,A study of synchronization in chaotic au-tonomous´Cuk dc/dc converters,IEEE Transactions on Circuits and Systems Part I,vol.47,no.6,pp.913–918,June2000.[68]H.H.C.Iu and C.K.Tse,Bifurcation in parallel-connected boost dc/dcconverters,Proceedings of IEEE International Symposium on Circuits and Systems,pp.II473–II476,2000.[69]H.H.C.Iu and C.K.Tse,Bifurcation behaviour in parallel-connectedbuck converters,IEEE Transactions on Circuits and Systems Part I, vol.48,no.2,pp.233–240,2001.[70]H.H.C.Iu and C.K.Tse,Bifurcation in parallel-connected boostconverters under democratic current sharing,Proceedings of IEEE In-ternational Symposium on Industrial Electronics,pp.2118–2123,2001.[71]H.H.C.Iu,C.K.Tse and i,Effects of interleaving on the bi-furcation behaviour of parallel-connected buck converters,Proceedings of IEEE International Conference on Industrial Technology,Bangkok, Thailand,pp.1072–1077,December2002.[72]H.H.C.Iu,C.K.Tse,V.Pjevalica and i,Analysis of Hopfbifurcation in parallel-connected boost converters via averaged models, Proceedings of IEEE International Symposium on Circuits and Systems, Arizona USA,pp.V-305–308,2002.[73]S.Jalali,I.Dobson,sseter and G.Venkataramanan,Switchingtime bifurcation in a thyristor controlled reactor,IEEE Transactions on Circuits and Systems Part I,vol.43,no.3,pp.209–218,1996.[74]M.M.Jovanovi´c,D.E.Crow and F.Y.Lieu,A novel,low-cost imple-mentation of democratic load-current sharing of paralleled converter modules,IEEE Transactions on Power Electronics,vol.11,no.4, pp.604–611,1996.[75]T.Kapitaniak,Controlling Chaos,London:Academic Press,1996.[76]T.Kapitaniak,Chaos for Engineers:Theory,Applications and Control,Heidelberg:Springer-Verlag,2000.[77]T.Kapitaniak and S.R.Bishop,The Illustrated Dictionary of NonlinearDynamics and Chaos,Chichester:Wiley,1999.[78]J.G.Kassakian,M.F.Schlecht and G.C.Verghese,Principles of PowerElectronics,Reading:Addison-Wesley,1991.[79]H.Kawakami,Theory of Nonlinear Phenomena and Dynamical Sys-tems,Research Institute for Mathematical Sciences,Kyoto University, Japan,No.506,1983.[80]J.H.Kim and J.Stringer(Editors),Applied Chaos,New York:Wiley,1992.[81] A.S.Kislovski,R.Redl and N.O.Sokal,Dynamical Analysis of Switch-ing Mode DC/DC Converters,New York:Van Nostrand Reinhold,1996.[82]T.Kousaka,T.Ueta and H.Kawakami,Bifurcation in switched non-linear dynamical systems,IEEE Transactions on Circuits and Systems Part II,vol.46,no.7,pp.878–885,1999.[83]P.T.Krein,Elements of Power Electronics,New York:Oxford Univer-sity Press,1998.[84]Y.Kuroe and S.Hagashi,Analysis of bifurcation in power electronic in-duction motor drive systems,IEEE Power Electronics Specialists Con-ference Record,pp.923–930,1989.[85]Y.A.Kuznetsov,Elements of Applied Bifurcation Theory,New York:Springer-Verlag,1996.[86]i,C.Grebogi and i,Sudden change in the size of chaoticattractors:how does it occur?Applications of Chaos,pp.411–456,New York:Wiley Interscience,1992.[87]i,Power supplies,in The Power Electronics Handbook:De-vices,Circuits and Applications,Edited by M.H.Rashid,Chapter20, pp.487–506,New York:Academic Press,2001.[88]Y.S.Lee,Computer Aided Analysis and Design of Switch Mode PowerSupplies,New York:Marcel Dekker,1993.[89]Y.H.Lim and D.C.Hamill,Problems of computing Lyapunov expo-nents in power electronics,Proceedings of IEEE International Sympo-sium on Circuits and Systems,pp.297–301,1999.[90] C.S.Lin and C.L.Chen,Single-wire current-share paralleling ofcurrent-mode-controlled DC power supplies,IEEE Transactions on In-dustrial Electronics,vol.47,no.4,pp.780–786,2000.[91]K.H.Liu and F.C.Lee,Topological constraints on basic PWM con-verters,Power Electronics Specialists Conference Record,pp.164–172, 1988.[92] E.N.Lorenz,Deterministic nonperiodicflow,Journal of AtmosphericScience,vol.2,pp.130–141,1963.[93] E.N.Lorenz,The Essence of Chaos,London:Cambridge UniversityPress,1993.[94] A.Magauer and S.Banerjee,Bifurcations and chaos in the toleranceband pwm technique,IEEE Transactions on Circuits and Systems Part I,vol.37,no.3,pp.399–409,1990.[95]J.L.R.Marrero,J.M.Font and G.C.Verghese,Analysis of the chaoticregime for dc-dc converters under current mode control,IEEE Power Electronics Specialists Conference Record,pp.1477–1483,1996.[96]S.K.Mazumder,A.H.Nayfeh and D.Boroyevich,Theoretical andexperimental investigation of the fast-and slow-scale instabilities of a dc/dc converter,IEEE Transactions on Power Electronics,vol.16,no.2, pp.201–216,2001.[97]S.K.Mazumder,A.H.Nayfeh and D.Boroyevich,A nonlinear ap-proach to the analysis of stability and dynamics of standalone and par-allel DC-DC converters,Proceedings of IEEE Applied Power Electronics Conference and Exposition,pp.784–790,2001.[98]R.D.Middlebrook and S.´Cuk,A general unified approach to modelingswitching-converter power stages,IEEE Power Electronics Specialists Conference Record,pp.18–34,1976.[99] D.M.Mitchell,DC-DC Switching Converter Analysis,New York:Mc-Graw Hill,1988.[100]N.Mohan,T.Undeland and W.Robbins,Power Electronics,New York: Wiley,1995.[101] F.C.Moon,Chaotic and Fractal Dynamics,Chichester:Wiley,1992. [102]I.Nagy,Nonlinear phenomena in power electronics,Journal Au-tomatika,vol.42,no.3–4,pp.117–132,2001.[103]H.E.Nusse and J.A.Yorke,Border-collision bifurcations including ‘period two to period three’for piecewise smooth systems,Physica D, vol.57,pp.39–57,1992.[104]H.E.Nusse,E.Ott and J.A.Yorke,Border-collision bifurcations:an explanation for observed bifurcation phenomena,Physical Review E, vol.49,pp.1073–1076,1994.[105]M.J.Ogorzalek,Chaos and Complexity in Nonlinear Electronic Cir-cuits,World Scientific Series on Nonlinear Science,vol.22,1997. [106]M.J.Ogorzalek,Chaos control:how to avoid chaos or take advantage of it,Journal of Franklin Institute,vol.331B,pp.681–704,1994. [107]M.Orabi,T.Ninomiya and C.Jin,Nonlinear dynamics and stability analyses of boost power-factor-correction circuit,Proceedings of Inter-national Conference on Power System Technology,pp.600–605,2002. [108]R.Oruganti and F.C.Lee,State-plane analysis of parallel resonant con-verter,IEEE Power Electronics Specialists Conference Record,pp.56–73,1985.[109] E.Ott,Chaos in Dynamical Systems,Cambridge:Cambridge Univer-sity Press,1992.[110] E.Ott,T.Sauer and J.A.Yorke(Editors),Coping with Chaos:Analy-sis of Chaotic Data and the Exploration of Chaotic Systems,New York: Wiley,1994.[111]H.A.Owen,A.Capel and J.G.Ferrante,Simulation and analysis methods for sampled power electronic systems,IEEE Power Electronics Specialists Conference Record,1976.[112]Y.Panov,J.Rajagopalan and F.C.Lee,Analysis and design of N paralleled DC-DC converters with master-slave current-sharing control, Proceedings of IEEE Applied Power Electronics Conference and Expo-sition,pp.436–442,1997.[113]T.S.Parker and L.O.Chua,Practical Numerical Algorithms for Chaotic Systems,New York:Springer-Verlag,1989.[114]S.Parui and S.Banerjee,Border collision bifurcations at the change of state-space dimension,Chaos,vol.12,no.4,pp.1055–1069,2002.[115]H.Peitgen,H.J¨u gens and D.Saupe,Chaos and Fractals:New Frontiers of Science,Berlin:Springer-Verlag,1992.[116] D.J.Perreault,K.Sato,R.L.Selders and J.G.Kassakian,Switching-rippled-based current sharing for paralleled power converters,IEEE Transactions on Circuits and Systems Part I,vol.46,no.10,pp.1264–1274,1999.[117]S.Prentiss,The Complete Book of Oscilloscopes,New York:McGraw Hill,1992.[118] A.I.Pressman,Switching Power Supply Design,New York:McGraw Hill,1992.[119]Z.Qu,G.Hu,G.Yang,G.Qin,Phase effect in taming nonautonomous chaos by weak harmonic perturbations,Physics Review Letters,vol.74, no.10,pp.1736–1739,1995.[120]J.Rajagopalan,K.Xing,Y.Guo,F.C.Lee and B.Manners,Modeling and dynamic analysis of paralleled dc/dc converters with master-slave current sharing control,Proceedings of IEEE Applied Power Electronics Conference and Exposition,pp.678–684,1996.[121]M.H.Rashid(Editor),The Power Electronics Handbook,San Diego: Academic Press,2001.[122]R.Redl,Power-factor-correction in single-phase switching-mode power supplies:an overview,International Journal of Electronics,vol.77, no.5,pp.555–582,1994.[123]R.Redl and N.O.Sokal,Current-mode control,five different types,used with the three basic classes of power converters,IEEE Power Electronics Specialists Conference Record,pp.771–775,1985.[124]R.A.Rohrer,Circuit Theory:An Introduction to the State Variable Approach,New York:McGraw Hill,1970.[125]P.M.de Russo,R.J.Roy and C.M.Close,State Variables for Engineer, New York:Wiley,1966.[126]S.R.Sanders and G.C.Verghese,Lyapunov-based control of switched power converters,IEEE Power Electronics Specialists Conference Record,pp.51–58,1990.[127]M.Schroeder,Fractals,Chaos,Power Laws:Minutes from an Infinite Paradise,New York:Freeman,1991.[128]R.P.Severns and E.J.Bloom,Modern Dc-to-Dc Switchmode Power Converter Circuits,New York:Van Nostrand,1985.[129]L.P.Shil’nikov,A.L.Shil’nikov,D.V.Turaev and L.O.Chua(Ed-itors),Methods of Qualitative Theory in Nonlinear Dynamics,Singa-pore:World Scientific,1998.[130] D.Singer,Stable orbits and bifurcation of maps of the interval,SIAM Journal of Applied Mathematics,vol.35,pp.260–267,1978.[131]K.Siri,C.Q.Lee and T.F.Wu,Current distribution control for par-allel connected converters:Part I,IEEE Transactions on Aerospace Electronics Systems,vol.28,no.3,pp.829–840,1992.[132]K.Siri,C.Q.Lee and T.F.Wu,Current distribution control for par-allel connected converters:Part II,IEEE Transactions on Aerospace Electronics Systems,Vol.28,No.3,pp.841–851,1992.[133] D.Skowronn,D.Li and R.Tymerski,Simulation of networks with ideal switches,International Journal of Electronics,vol.77,no.5,pp.715–730,1994.[134] C.Sparrow,The Lorenz Equations,New York:Springer-Verlag,1982. [135]S.H.Strogatz,Nonlinear Dynamics and Chaos,Reading,MA:Addison-Wesley,1994.[136]Z.S¨u t˝o,I.Nagy and E.Masada,Avoiding chaotic processes in cur-rent control of ac drive,IEEE Power Electronics Specialists Conference Record,pp.255–261,1998.[137]R.E.Tarter,Solid-State Power Conversion Handbook,New York:Wi-ley,1991.[138]J.M.T.Thompson and H.B.Stewart,Nonlinear Dynamics and Chaos, Second Edition,Chichester:Wiley,2000.[139]V.J.Thottuvelil and G.C.Verghese,Analysis and control of paralleled dc/dc converters with current sharing,IEEE Transactions on Power Electronics,vol.13,no.4,pp.635–644,1998.[140] B.Tomescu and H.F.VanLandingham,Improved large-signal perfor-mance of paralleled DC-DC converters current sharing using fuzzy logiccontrol,IEEE Transactions on Power Electronics,vol.14,no.3,pp.573–577,1999.[141] C.K.Tse,Flip bifurcation and chaos in three-state boost switching regulators,IEEE Transactions on Circuits and Systems Part I,vol.41, no.1,pp.16–23,1994.[142] C.K.Tse,Chaos from a buck regulator operating in discontinuous conduction mode,International Journal of Circuit Theory and Appli-cations,vol.22,pp.263–278,1994.[143] C.K.Tse,Zero-order switching networks and their applications to power factor correction in switching converters,IEEE Transactions on Circuits and Systems Part I,vol.44,no.8,pp.667–675,1997.[144] C.K.Tse,Linear Circuit Analysis,London:Addison-Wesley,1998.[145] C.K.Tse,Recent developments in the study of nonlinear phenomena in power electronics circuits,IEEE Circuits and Systems Society Newslet-ter,vol.11,no.1,pp.14–21;47–48,2000.[146] C.K.Tse,Techniques for Experimental Investigation,Nonlinear Phe-nomena in Power Electronics,S.Banerjee and G.Verghese(Editors), Section4.1,pp.111–122,New York:IEEE Press,2001.[147] C.K.Tse,Circuit theory of power factor correction in switching convert-ers,International Journal of Circuit Theory and Applications,vol.31, no.2,pp.157–198,2003.[148] C.K.Tse and M.di Bernardo,Complex behavior in switching power converters,Proceedings of the IEEE,vol.90,no.5,pp.768–781,2002. [149] C.K.Tse and K.M.Adams,On the steady state analysis of switch-mode power converters,International Journal of Circuit Theory and Applications,vol.20,no.1,pp.99–105,1992.[150] C.K.Tse and W.C.Y.Chan,Chaos from a current-programmed´Cuk converter,International Journal of Circuit Theory and Applications, vol.23,no3,pp.217–225,1995.[151] C.K.Tse and W.C.Y.Chan,Experimental verification of bifurca-tions in current-programmed boost converters:from quasi-periodicity to period-doubling,Proceedings of European Conference on Circuit The-ory and Design,pp.1274–1279,1997.[152] C.K.Tse,O.Dranga and H.H.C.Iu,Bifurcation analysis of a power-factor-correction boost converter:uncovering fast-scale instability,Pro-ceedings of IEEE International Symposium on Circuits and Systems, vol.3,pp.312–315,2003.[153] C.K.Tse,S.C.Fung and M.W.Kwan,Experimental confirmation of chaos in a current-programmed´Cuk converter,IEEE Transactions on Circuits and Systems Part I,vol.43,no.7,pp.605–607,1996. [154] C.K.Tse and i,Controlling bifurcation in power electronics:a conventional practice re-visited,Latin American Applied Research,vol.31,pp.177–184,July2001.[155] C.K.Tse,i and H.H.C.Iu,Hopf bifurcation and chaos in a free-running current-controlled´Cuk switching converter,IEEE Trans-actions on Circuits and Systems Part I,vol.47,no.4,pp.448–457, 2000.[156] C.K.Tse,Y.S.Lee and W.C.So,An approach to modelling DC-DC converters using graph theoretic concepts,International Journal of Circuit Theory and Applications,vol.21,no.4,pp.371–384,1993. [157] C.K.Tse,Y.Zhou,u and S.S.Qiu,Intermittent chaos and subharmonics in switching power supplies,Proceedings of IEEE International Symposium on Circuits and Systems,vol.3,pp.332–335, 2003.[158]N.B.Tufillaro,T.Abbott and J.Reilly,An Experimental Approach to Nonlinear Dynamics and Chaos,New York:Addison-Wesley,1992. [159]R.Tymerski,Volterra series modeling of power conversion systems, IEEE Power Electronics Specialists Conference Record,pp.786-791, 1990.[160]R.Tymerski,Application of the time-varying transfer function for exact small-signal analysis,IEEE Transactions on Power Electronics,vol.9, no.2,pp.196–205,1994.[161]R.Tymerski and D.Li,State-space models of current programmed pulsewidth modulated converters,IEEE Transactions on Power Elec-tronics,vol.8,pp.588–595,1993.[162]S.Wiggins,Introduction to Applied Nonlinear Dynamical Systems and Chaos,New York:Springer-Verlag,1990.[163]T.Williams,EMC for Product Designers,Butterworth-Heinemann Ltd.,1994.[164]R.E.Williamson,R.H.Crowell and H.F.Trotter,Calculus of Vector Functions,Englewood Cliffs:Prentice Hall,1968.[165]J.van der Woude,W.L.de Koning and Y.Fuad,On the Periodic Behavior of PWM DC-DC Converters,IEEE Transactions on Power Electronics,vol.14,no.3,pp.585–595,2002.[166]M.A.van Wyk and W.H.Steeb,Chaos in Electronics,Boston:Kluwer Academic Publishers,1997.[167] A.Wolf,J.Swift,H.Swinney and A.Vastano,Determining Lyapunov exponents from time series,Physica D,vol.16D,pp.285–314,1985. [168]S.C.Wong and Y.S.Lee,SPICE modelling and simulation of hys-teretic current-controlled´Cuk converter,IEEE Transactions on Power Electronics,vol.8,no.4,pp.580–587,1993.[169]J.R.Wood,Chaos:a real phenomenon in power electronics,Proceed-ings of IEEE Applied Power Electronics Conference and Exposition, pp.115–124,1989.[170] C.W.Wu and N.F.Rulko,Studying chaos via1-d maps:a tutorial, IEEE Transactions on Circuits and Systems Part I,vol.40,no.10, pp.707–721,1993.[171]R.H.Wu,T.Kohama,Y.Kodera,T.Ninomiya and F.Ihara,Load-current-sharing control for parallel operation of dc-to-dc converters, IEEE Power Electronics Specialists Conference Record,pp.101–107, 1993.[172]G.H.Yuan,S.Banerjee,E.Ott and J.A.Yorke,Border-collision bi-furcations in the buck converter,IEEE Transactions on Circuits and Systems Part I,vol.45,no.7,pp.707–716,1998.[173]G.Q.Zhong and F.Ayrom,Experimental confirmation of chaos from Chua’s circuits,International Journal of Circuit Theory and Applica-tions,vol.13,no.11,pp.93–98,1985.。